## EXHIBIT 10

## U.S. Patent No. 10,474,595 SK hynix HMA84GL7AMR4N-UHTE

1. A memory module operable with a memory controller of a host system, comprising:

The SK hynix Products are memory modules operable with a memory controller of a host system.

For example, the SK hynix Products are DDR4 load reduced dual in-line memory modules ("LRDIMM").



(Exemplary Photo of SK Hynix HMA84GL7AMR4N-UHTE).



288pin DDR4 SDRAM Load Reduced DIMM

# DDR4 SDRAM Load Reduced DIMM Based on 4Gb A-die

HMA42GL7AFR4N HMA84GL7AMR4N

SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet, at 1.



#### Description

SK hynix Load Reduced DDR4 SDRAM DIMMs are low power, high-speed operation memory modules that use DDR4 SDRAM devices. These Load Reduced DIMMs are intended for use as main memory when installed in systems such as servers and workstations.

#### **Features**

- 288 pin Load Reduced DDR4 DRAM Dual In-Line Memory Modules
- Buffer performance by LRDIMM presenting less load to system

SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 3 (annotation added).

JEDEC Standard No. 21C Page 4.20.27-1

4.20.27 - 288-Pin, 1.2 V (VDD), PC4-1600/PC4-1866/PC4-2133/PC4-2400/ PC4-2666/PC4-3200 DDR4 SDRAM Load Reduced DIMM Design Specification

#### DDR4 SDRAM Load Reduced DIMM Design Specification

Revision 1.00

August 2015

JEDEC LRDIMM Specification.


JEDEC Standard No. 21C Page 4.20.27-5

#### 1 Product Description

This specification defines the electrical and mechanical requirements for 288-pin, 1.2 Volt (VDD), Load Reduced, Double Data Rate, Synchronous DRAM Dual In-Line Memory Modules (DDR4 SDRAM LRDIMMs). These DDR4 Load Reduced DIMMs (LRDIMMs) are intended for use as main memory when installed in PCs.

JEDEC LRDIMM Specification (annotation added).

The SK hynix HMA84GL7AMR4N-UHTE is manufactured according to JEDEC specifications:



See SKH DDR4 Module Label Info at 3.

(6)	Module Type	U : 288pin Unbuffered DIMM R : 288pin Registered DIMM S : 260 pin Unbuffered SO-DIMM L : 288pin LRDIMM N : 288pin NVDIMM
(7)	Gerber Revision	JEDEC Reference design file used for this design
(8)	SPD Revision	JEDEC SPD Revision Encoding and Additions level

See SKH DDR4 Module Label Info at 3.

#### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 6 of 186 U.S. Patent No. 10,474,595: Claim 1

"1. A memory module operable with a memory controller of a host system, comprising:"



(Exemplary Photo of SK Hynix HMA84GL7AMR4N-UHTE).

DDR4 Load Reduced DIMM Design File					
Raw Card	Applicable Design File	Applicable BOM			
D0	PC4-LRDIMM_V050_RC_D0_20130828.brd	PC4-LRDIMM_V050_RC_D0_20130828_BOM.xlsx			
D1	PC4-LRDIMM_V070_RC_D1_20141106.brd	PC4-LRDIMM_V070_RC_D1_20141106_BOM.xlsx			
D2	PC4-LRDIMM_RC_D2_R050_V200_20160229.brd	PC4-LRDIMM_RC_D2_R050_V200_20160229_BOM.xls			

See JEDEC Annex D - Raw Card D at 1.

The SK hynix Products are intended for use as main memory in systems such as servers and workstations.

JEDEC Standard No. 21C Page 4.20.27-5

#### 1 Product Description

This specification defines the electrical and mechanical requirements for 288-pin, 1.2 Volt (VDD), Load Reduced, Double Data Rate, Synchronous DRAM Dual In-Line Memory Modules (DDR4 SDRAM LRDIMMs). These DDR4 Load Reduced DIMMs (LRDIMMs) are intended for use as main memory when installed in PCs.

JEDEC LRDIMM Specification (annotation added).



#### **Description**


SK hynix Load Reduced DDR4 SDRAM DIMMs are low power, high-speed operation memory modules that use DDR4 SDRAM devices. These Load Reduced DIMMs are intended for use as main memory when installed in systems such as servers and workstations.

#### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 7 of 186

"1. A memory module operable with a memory controller of a host system, comprising:"

SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 3 (annotations added).

The SK hynix Products are operable with a memory controller of a host system. For example, the SK hynix Products include a printed circuit board (PCB) for communicating signals between (e.g., to/from) the memory module and the memory controller of a host system.




JEDEC LRDIMM Specification.

For example, the SK hynix Products contain contacts for connecting to a memory controller of a computer system.



(Exemplary Photo of SK Hynix HMA84GL7AMR4N-UHTE)




SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 65 (annotations added).

For example, the SK hynix include a JEDEC RCD01 compliant register clock driver ("RCD") that is operable with a memory controller of a host system.

Some modules have lower current requirements. Any specific module must meet the SDRAM, DDR4RCD01, and DDR4DB01 voltage requirements for its worst case supply currents.

See, e.g., JEDEC LRDIMM Specification (annotation added).



SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 65 (annotations added).

Specifically, the SK hynix Products contain a IDT 4RCD0124KC0 RCD.



(Exemplary Photo of SK Hynix HMA84GL7AMR4N-UHTE).

#### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 10 of 186

"1. A memory module operable with a memory controller of a host system, comprising:"



(Exemplary Photo of SK Hynix HMA84GL7AMR4N-UHTE).

The IDT 4RCD0124KC0 RCD is JEDEC Compliant.

Features

• JEDEC Compliant RCD

See 4RCD0124K DDR4 Register Clock Driver Webpage at 1.

#### **BENEFITS**

 All devices are JEDEC® compliant and meet stringent requirements for reliability and application compliance

IDT Leader in Server Memory Chipsets at 1.


The SK hynix Products further comply with the JEDEC SDRAM Standard, JESD79-4.

## Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 11 of 186

"1. A memory module operable with a memory controller of a host system, comprising:" JEDEC STANDARD DDR4 SDRAM JESD79-4A (Revision of JESD79-4, September 2012) JEDEC DDR4 SDRAM Specification (annotations added). See also SKH DDR4 Device Operation at 1. The RCD is operatively coupled to the memory controller of the host system.

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 12 of 186 U.S. Patent No. 10,474,595: Claim 1

"1. A memory module operable with a memory controller of a host system, comprising:"



#### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 13 of 186 U.S. Patent No. 10,474,595: Claim 1

"a printed circuit board having edge connections that fit into a corresponding slot of the host system so as to be in electrical communication with the memory controller, the edge connections including first edge connections via which the memory module receives or outputs data signals, second edge connections via which the memory module receives address and control signals, and an error edge connection in addition to the first edge connections and the second edge connections;"

a printed circuit board having edge connections that fit into a corresponding slot of the host system so as to be in electrical communication with the memory controller, the edge connections including first edge connections via which the memory module receives or outputs data signals, second edge connections via which the memory module receives address and control signals, and an error edge connection in addition to the first edge connections and the second edge connections;

The SK hynix Products include a printed circuit board having edge connections that fit into a corresponding slot of the host system so as to be in electrical communication with the memory controller, the edge connections including via which the memory module receives or outputs data signals, second edge connections via which the memory module receives address and control signals, and an error edge connection in addition to the first edge connections and the second edge connections.

The SK hynix Products include a printed circuit board (PCB) having edge connections that fit into a corresponding slot of the host system so as to be in electrical communication with the memory controller.

For example, the PCB of the SK hynix Products is configured to fit into a corresponding slot of the host system.



#### Description

SK hynix Load Reduced DDR4 SDRAM DIMMs are low power, high-speed operation memory modules that use DDR4 SDRAM devices. These Load Reduced DIMMs are intended for use as main memory when installed in systems such as servers and workstations.

SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 3 (annotation added).

JEDEC Standard No. 21C Page 4.20.27-5


#### 1 Product Description

This specification defines the electrical and mechanical requirements for 288-pin, 1.2 Volt (VDD), Load Reduced, Double Data Rate, Synchronous DRAM Dual In-Line Memory Modules (DDR4 SDRAM LRDIMMs). These DDR4 Load Reduced DIMMs (LRDIMMs) are intended for use as main memory when installed in PCs.

JEDEC LRDIMM Specification (annotation added).

For example, as illustrated in the figures below, the SK hynix Products include a printed circuit board (PCB) having edge connections for communicating signals between (e.g., to/from) the memory module and the memory controller of the host system, e.g., electrical communication between the memory module and the memory controller.

#### Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 14 of 186 U.S. Patent No. 10,474,595: Claim 1



#### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 15 of 186 U.S. Patent No. 10.474.595: Claim 1

"a printed circuit board having edge connections that fit into a corresponding slot of the host system so as to be in electrical communication with the memory controller, the edge connections including first edge connections via which the memory module receives or outputs data signals, second edge connections via which the memory module receives address and control signals, and an error edge connection in addition to the first edge connections and the second edge connections;"

JEDEC LRDIMM Specification (annotations added).


For example, the SK hynix Products contain contacts (e.g., edge connections) for connecting to a memory controller of a computer system.



(Exemplary Photo of SK Hynix HMA84GL7AMR4N-UHTE)

#### Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 16 of 186 U.S. Patent No. 10.474.595: Claim 1

"a printed circuit board having edge connections that fit into a corresponding slot of the host system so as to be in electrical communication with the memory controller, the edge connections including first edge connections via which the memory module receives or outputs data signals, second edge connections via which the memory module receives address and control signals, and an error edge connection in addition to the first edge connections and the second edge connections;"



The edge connections of the SK hynix Products include a first edge connections, second edge connections, and an error edge connection in addition to the first edge connections and the second edge connections.

## Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 17 of 186 U.S. Patent No. 10,474,595: Claim 1

	the second edge		,			
JEDEC S Page 4.2	tandard No. 21C 0.27-10					
	Table 5 — DDF	R4 288	Pin LRDIM	M Pin Wiring Assignm	ents	
	Front Side	in Pin	Back side	Front Side	Pin Pin	Back side
	Pin Label	100 0000	Pin Label	Pin Label	and the same	Pin Label
	12 V, NC	Control of the Contro			74 218	
	The state of the s	The second second	VREFCA	The state of the s	75 219	
	The state of the s	3 147			76 220	
	100000	4 148		VII	77 221	VII
		5 149			KEY	
Thoras A	SCHOOL SERVICE AND SERVICE AND A SERVICE AND	6 150		EVENT_n	78 222	DARITY
IDO39_L	TDQS9 = DQS9 c NC	and the second		The state of the s	79 223	The state of the s
	La località della constanza de	9 153			80 224	
		10 154			81 225	
		11 155		RAS_n/A16		
	ACCOUNT OF	12 156			83 227	
		13 157			10000	WE_n/A14
	DQ12 1				85 229	
	The state of the s	15 159				NC SAVE n
		16 160			87 231	
See, e.g. JEDEC LRDIMN						
	BGO 6	3 207	BG1	vss	134 278	DQS7_t
			ALERT_n	DQ62	135 279	VSS
	A12/BC_n 6	55 209	VDD	vss	136 280	DQ63
	A9 6	6 210	A11	DQ58	137 281	VSS
	VDD 6	7 211	A7	VSS	138 282	DQ59
	A8 6	8 212	VDD	SAO	139 283	VSS
		9 213		SA1	140 284	VDDSPD
	VDD 7	0 214	A4	SCL	141 285	SDA
		1 215		VPP	142 286	VPP
		2 216			143 287	■ 0.5 N V N
	VDD 7	3 217	VDD	RFU	144 288	VPP
			(1)		-	
See, e.g. JEDEC LRDIMN	A Specification (show	wing,	tor example	e, ALERT_n).		

## Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 18 of 186 U.S. Patent No. 10,474,595: Claim 1

"a printed circuit board having edge connections that fit into a corresponding slot of the host system so as to be in electrical communication with the memory controller, the edge connections including first edge connections via which the memory module receives or outputs data signals, second edge connections via which the memory module receives address and control signals, and an error edge connection in addition to the first edge connections and the second edge connections;"

1	
SK'	hynix

Pin	Front Side Pin Label	Pin	Back Side Pin Label	Pin	Front Side Pin Label	Pin	Back Side Pin Label
39	VSS	183	DQ25	110	DQS14_t	254	VSS
40	DQS12_t	184	VSS	111	DQS14_c	255	DQS5_c
41	DQS12_c	185	DQS3_c	112	VSS	256	DQS5_t
42	VSS	186	DQS3_t	113	DQ46	257	VSS
43	DQ30	187	VSS	114	VSS	258	DQ47
44	VSS	188	DQ31	115	DQ42	259	VSS
45	DQ26	189	VSS	116	VSS	260	DQ43
46	VSS	190	DQ27	117	DQ52	261	VSS
47	CB4	191	VSS	118	VSS	262	DQ53
48	VSS	192	CB5	119	DQ48	263	VSS
49	CB0	193	VSS	120	VSS	264	DQ49
50	VSS	194	CB1	121	DQS15_t	265	VSS
51	DQS17_t	195	VSS	122	DQS15_c	266	DQS6_c
52	DQS17_c	196	DQS8_c	123	VSS	267	DQS6_t
53	VSS	197	DQS8_t	124	DQ54	268	VSS
54	CB6	198	VSS	125	VSS	269	DQ55
55	VSS	199	CB7	126	DQ50	270	VSS
56	CB2	200	VSS	127	VSS	271	DQ51
57	VSS	201	CB3	128	DQ60	272	VSS
58	RESET_n	202	VSS	129	VSS	273	DQ61
59	VDD	203	CKE1	130	DQ56	274	VSS
60	CKE0	204	VDD	131	VSS	275	DQ57
61	VDD	205	RFU	132	DQS16_t	276	VSS
62	ACT_n	206	VDD	133	DQS16_c	277	DQS7_c
63	BG0	207	BG1	134	VSS	278	DQS7_t
64	VDD	208	ALERT_n	135	DQ62	279	VSS
65	A12/BC_n	209	VDD	136	VSS	280	DQ63
66	A9	210	A11	137	DQ58	281	VSS
67	VDD	211	A7	138	VSS	282	DQ59
68	A8	213	VDD	139	SA0	283	VSS
69	A6	214	A5	140	SA1	284	VDDSPD
70	VDD	215	A4	141	SCL	285	SDA
71	A3	215	VDD	142	VPP	286	VPP
72	A1	216	A2	143	VPP	287	VPP
73	VDD	217	VDD	144	RFU	288	VPP

SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 10 (showing separate pin connections for data, address, control, and ALERT\_n).

## Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 19 of 186 U.S. Patent No. 10,474,595: Claim 1

"a printed circuit board having edge connections that fit into a corresponding slot of the host system so as to be in electrical communication with the memory controller, the edge connections including first edge connections via which the memory module receives or outputs data signals, second edge connections via which the memory module receives address and control signals, and an error edge connection in addition to the first edge connections and the second edge connections;"

For example, the SK hynix Products include first edge connections for communicating data signals between the memory module and the memory controller of the host system. For example, the SK hynix Products include the following input/output pins:

	Table 3 — Pin	Definition	
Pin Name	Description	Pin Name	Description
A0-A17 <sup>1</sup>	SDRAM address bus	SCL	I <sup>2</sup> C serial bus clock for SPD-TSE
BAO, BA1	SDRAM bank select	SDA	I <sup>2</sup> C serial bus data line for SPD-TSE
BG0, BG1	SDRAM bank group select	SA0-SA2	I <sup>2</sup> C slave address select for SPD-TSE
RAS_n <sup>2</sup>	SDRAM row address strobe	PAR	SDRAM parity input
CAS_n <sup>3</sup>	SDRAM column address strobe	VDD	SDRAM core power supply
WE_n <sup>4</sup>	SDRAM write enable		
CS0_n, CS1_n, CS2_n, CS3_n	DIMM Rank Select Lines	C0, C1, C2	Chip ID lines for 3DS SDRAMs
CKE0, CKE1	SDRAM clock enable lines	VREFCA	SDRAM command/address reference supply
ODT0, ODT1	SDRAM on-die termination control lines	VSS	Power supply return (ground)
ACT_n	SDRAM activate	VDDSPD	Serial SPD-TSE positive power supply
DQ0-DQ63	DIMM memory data bus	ALERT_n	SDRAM alert_n
CB0-CB7	DIMM ECC check bits	VPP	SDRAM Supply
TDQS9_t-TDQS17_t TDQS9_c-TDQS17_c	Dummy loads. Not used on LRDIMMs		
DQS0_t-DQS17_t	SDRAM data strobes (positive line of differential pair)	12 V	Optional power Supply on socket but not used on LRDIMM
DOS0 c=DOS17 c	SDRAM data strobes	RESET n	Set DRAMs to a Known State

	Data Input/ Output: Bi-directional data bus. If CRC is enabled via Mode register, then CRC code is added at the end of Data Burst. Any DQ from DQ0-DQ3 may indicate the internal Vref level during test via Mode Register Setting MR4 A4=High. Refer to vendor-specific data sheets to determine which DQ is used.
--	--

DQS0_t-DQS17_t, DQS0_c-DQS17_c	Input/ Output	Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. The data strobe DQS_t is paired with differential signals DQS_c, respectively, to provide differential pair signaling to the system during reads and writes. DDR4 SDRAM supports differential data strobe only and does not support single-ended.

#### Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 20 of 186 U.S. Patent No. 10.474.595: Claim 1

"a printed circuit board having edge connections that fit into a corresponding slot of the host system so as to be in electrical communication with the memory controller, the edge connections including first edge connections via which the memory module receives or outputs data signals, second edge connections via which the memory module receives address and control signals, and an error edge connection in addition to the first edge connections and the second edge connections;"

JEDEC LRDIMM Specification (annotations added). *See also* SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 5, 7.

The DQ and DQS signals are used to communicate data signals between the memory module and the memory controller of the host system.


JEDEC Standard No. 21C Page 4.20.27-17

#### 6 DIMM Design Details

#### 6.1 Signal Groups

This specification categorizes DDR4 SDRAM timing-critical signals into seven groups. Figure 3 summarizes the signals contained in each group. All signal groups, except Data, implement a fly-by topology. The signal groups are:

- DQ and DQS signals connector to Data Buffer (DB)
- 2. DQ and DQS signals DB to SDRAM



#### Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 21 of 186 U.S. Patent No. 10.474.595: Claim 1

"a printed circuit board having edge connections that fit into a corresponding slot of the host system so as to be in electrical communication with the memory controller, the edge connections including first edge connections via which the memory module receives or outputs data signals, second edge connections via which the memory module receives address and control signals, and an error edge connection in addition to the first edge connections and the second edge connections;"

JEDEC LRDIMM Specification (annotations added).


Read and write operation to the DDR4 SDRAM are burst oriented, start at a selected location, and continue for a burst length of eight or a 'chopped' burst of four in a programmed sequence. Operation begins with the registration of an ACTIVATE Command, which is then followed by a Read or Write command. The address bits registered coincident with the ACTIVATE Command are used to select the bank and row to be activated (BG0-BG1 in x4/8 and BG0 in x16 select the bankgroup; BA0-BA1 select the bank; A0-A17 select the row; refer to "DDR4 SDRAM Addressing" on Section 2.7 for specific requirements). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst operation, determine if the auto precharge command is to be issued (via A10), and select BC4 or BL8 mode 'on the fly' (via A12) if enabled in the mode register.

JEDEC DDR4 SDRAM Specification (annotations added). *See also* SKH DDR4 Device Operation at 7.

Symbol	Туре	Function			
DQ	Input / Output	Data Input/ Output: Bi-directional data bus. If CRC is enabled via Mode register then CRC code is added at the end of Data Burst. Any DQ from DQ0~DQ3 may indicate the internal Vref level during test via Mode Register Setting MR4 A4=High. Refer to vendor specific data sheets to determine which DQ is used.			
DQS_t, DQS_c, DQSU_t, DQSU_c, DQSL_t, DQSL_c		Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. For the x16, DQSL corresponds to the data on DQL0-DQL7; DQSU corresponds to the data on DQU0-DQU7. The data strobe DQS_t, DQSL_t and DQSU_t are paired with differential signals DQS_c, DQSL_c, and DQSU_c, respectively, to provide differential pair signaling to the system during reads and writes. DDR4 SDRAM supports differential data strobe only and does not support single-ended.			


JEDEC DDR4 SDRAM Specification (annotations added). See also SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 7.

#### Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 22 of 186 U.S. Patent No. 10.474.595: Claim 1



#### Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 23 of 186 U.S. Patent No. 10.474.595: Claim 1

"a printed circuit board having edge connections that fit into a corresponding slot of the host system so as to be in electrical communication with the memory controller, the edge connections including first edge connections via which the memory module receives or outputs data signals, second edge connections via which the memory module receives address and control signals, and an error edge connection in addition to the first edge connections and the second edge connections;"



See, e.g., JEDEC DDR4 SDRAM Specification. See also JEDEC DDR4 SDRAM Specification. See also SKH DDR4 Device Operation at 126, 94-144.

The SK hynix Products also include second edge connections for communicating address and control signals from the memory controller of the host system. For example, the SK hynix Products include the following input pins:


A0 - A17 Input	Address Inputs: Provide the row address for ACTIVATE Commands and the column address for Read/Write commands to select one location out of the memory array in the respective bank. A10// A12/BC_n, RAS_n/A16, CAS_n/A15, and WE_n/A14 have additional functions. See other rows. T address inputs also provide the op-code during Mode Register Set commands. A17 is only defined for 16 Gb x4 SDRAM configurations.
----------------	---

## Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 24 of 186 U.S. Patent No. 10,474,595: Claim 1

CS0_n, CS1_n, CS2_n, CS3_n	Input	Chip Select: All commands are masked when CS_n is registered HIGH. CS_n provides for external Rank selection. CS_n is considered part of the command code.
RAS_n/A16, CAS_n/A15, WE_n/A14	Input	Command Inputs: RAS_n/A16, CAS_n/A15, and WE_n/A14 (along with CS_n) define the command being entered. These pins are multi-function. For example, for activation with ACT_n Low, the pins are Addresses A16, A15, and A14, but for non-activation commands with ACT_n High, these are Command pins for Read, Write, and other commands defined in the command truth table
JEDEC LRDIMM Specification  See also SKH HMA42GL7AF		HMA84GL7AMR4N Datasheet at 6.

#### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 25 of 186 U.S. Patent No. 10,474,595: Claim 1


"a printed circuit board having edge connections that fit into a corresponding slot of the host system so as to be in electrical communication with the memory controller, the edge connections including first edge connections via which the memory module receives or outputs data signals, second edge connections via which the memory module receives address and control signals, and an error edge connection in addition to the first edge connections and the second edge connections;"



See JEDEC RCD01 Specification.

The PCB further includes an error edge connection in addition to the first set of edge connections and the second set of edge connections. For example, the SK hynix Products include the ALERT\_n pin.

## Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 26 of 186 U.S. Patent No. 10,474,595: Claim 1



## Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 27 of 186 U.S. Patent No. 10,474,595: Claim 1

Pin Name	Description	Pin Name	Description
A0-A17 <sup>1</sup>	SDRAM address bus	SCL	I <sup>2</sup> C serial bus clock for SPD-TSE
BAO, BA1	SDRAM bank select	SDA	I <sup>2</sup> C serial bus data line for SPD-TSE
BG0, BG1	SDRAM bank group select	SA0-SA2	I <sup>2</sup> C slave address select for SPD-TSE
RAS_n <sup>2</sup>	SDRAM row address strobe	PAR	SDRAM parity input
CAS_n <sup>3</sup>	SDRAM column address strobe	VDD	SDRAM core power supply
WE_n <sup>4</sup>	SDRAM write enable		
CS0_n, CS1_n, CS2_n, CS3_n	DIMM Rank Select Lines	C0, C1, C2	Chip ID lines for 3DS SDRAMs
CKE0, CKE1	SDRAM clock enable lines	VREFCA	SDRAM command/address reference supp
ODT0, ODT1	SDRAM on-die termination control lines	VSS	Power supply return (ground)
ACT_n	SDRAM activate	VDDSPD	Serial SPD-TSE positive power supply
DQ0-DQ63	DIMM memory data bus	ALERT_n	SDRAM alert_n
CB0-CB7	DIMM ECC check bits	VPP	SDRAM Supply
TDQS9_t-TDQS17_t TDQS9_c-TDQS17_c	Dummy loads. Not used on LRDIMMs		
DQS0_t-DQS17_t	SDRAM data strobes (positive line of differential pair)	12 V	Optional power Supply on socket but not used on LRDIMM
DQS0_c-DQS17_c	SDRAM data strobes (negative line of differential pair)	RESET_n	Set DRAMs to a Known State
DBIO_n-DBI8_n	Data Bus Inversion. Not used on LRDIMMs.	EVENT_n	SPD-TSE signals a thermal event has occurred.
DM0_n-DM8_n	Data Mask. Not used on LRDIMMs		
CK0_t, CK1_t	SDRAM clocks (positive line of differential pair)	VTT	SDRAM I/O termination supply
CK0_c, CK1_c	SDRAM clocks (negative line of differential pair)	RFU	Reserved for future use

## Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 28 of 186 U.S. Patent No. 10,474,595: Claim 1

	ALERT_		Alert: It has multi functions such as CRC error flag, Command and Address Parity error flag as Output signal. If there is an error in the CRC, then ALERT_n goes LOW for the period time interval and goes back HIGH. If there is an error in the Command Address Parity Check, then ALERT_n goes LOW for a relatively long period until the ongoing DRAM internal recovery transaction is complete. During Connectivity Test mode, this pin functions as an input. Whether ALERT_n is used or not is system dependent.
--	--------	--	---

## Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 29 of 186 U.S. Patent No. 10,474,595: Claim 1

"a printed circuit board having edge connections that fit into a corresponding slot of the host system so as to be in electrical communication with the memory controller, the edge connections including first edge connections via which the memory module receives or outputs data signals, second edge connections via which the memory module receives address and control signals, and an error edge connection in addition to the first edge connections and the second edge connections;"

Front Side Pin Label	Pin	Pin	Back side Pin Label	Front Side Pin Label	Pin	Pin	Back side Pin Labe
7DQS12_0, DQS12_0, NC	41	185	DQS3_c	vss	112	256	DQ85_1
VSS	42	186	DQS3_t	DQ.46	113	257	VSS
DQ30	43	187	VSS	vss	114	258	DQ47
VSS	44	188	DQ31	DQ42	115	259	vss
DQ26	45	189	VSS	vss	116	260	DQ43
VSS	46	190	DQ27	DQ52	117	261	vss
CB4, NC	47	191	VSS	VSS	118	262	DQ53
VSS	48	192	CB5, NC	DQ48	119	263	VSS
CB0, NC	49	193	VSS	VSS	120	264	DQ49
VSS	50	194	CB1 NC	TDQS15_t_DQS15_t_DM5_n, NC	121	265	vss
TDGS17_I, DQS17_t, DM8_II, DBI8_II, NC	51	195	vss	7DQ\$15_c, DQ\$15_c, MC	122	266	DQS6_c
TDQS17_c, DQS17_c, NC	52	196	DQS8_c	VSS	123	267	DQ\$6_1
VSS	53	197	DQS8_t	DQ54	124	268	VSS
CB6 NC	54	198	VSS	VSS	125	269	DQ55
VSS	55	199	CB7, NC	DQ50	126	270	VSS
CB2, NC	56	200	VSS	VSS	127	271	DQ51
vss	57	201	CB3, NO	DQ60	128	272	VSS
RESET_n	58	202	VSS	VSS	129	273	DQ61
VDD	59	203	CKE1	DQ56	130	274	VSS
CKEO	60	204	VDD				DQ57
VDD	61	205	RFU	TDQS16_t, DQS16_t, DM7_n, DB77_n, NC	132	276	VSS
ACT_n	62	206	VDD	TOQ816_c, DQS16_c, NO	133	277	DQS7_c
BG0	63	207	BG1	vss	134	278	DQ87_t
VDD	84	208	ALERT_n	DQ62	135	279	VSS
A12/BC_n	65	209	VDD	vss	136	280	DQ63
A9	66	210	A11	DQ58	137	281	VSS
VDD	67	211	A7	vss	138	282	DQ59
A8	68	212	VDD	SAO	139	283	VSS
A6	69	213	A5	SA1	140	284	VDDSPD
VDD	70	214	A4	SCL	141	285	SDA
A3	71	215	VDD	VPP	142	286	VPP
A1	72	218	A2	VPP	143	287	VPP
VDD	73	217	VDD	RFU	144	288	VPP

JEDEC LRDIMM Specification (annotations added) (showing Alert\_n at pin 208, separate and distinct from control, address, and data pins / edge connections).

#### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 30 of 186

"dynamic random access memory elements on the printed circuit board;"

dynamic random access memory elements on the printed circuit board; The SK hynix Products include dynamic random access memory elements on the printed circuit board.

For example, the SK hynix Product includes a plurality of JEDEC-compliant synchronous dynamic random access memories ("SDRAMs").

JEDEC Standard No. 21C Page 4.20.27-5

#### 1 Product Description


This specification defines the electrical and mechanical requirements for 288-pin, 1.2 Volt (VDD), Load Reduced, Double Data Rate, Synchronous DRAM Dual In-Line Memory Modules (DDR4 SDRAM LRDIMMs). These DDR4 Load Reduced DIMMs (LRDIMMs) are intended for use as main memory when installed in PCs.

Reference design examples are included that provide an initial basis for DDR4 LRDIMM designs. Modifications to these reference designs may be required to meet all system timing, signal integrity, and thermal requirements for PC4-1600, PC4-1866, PC4-2133, PC4-2400, PC4-2666, and PC4-3200 support. All DDR4 LRDIMM implementations must use simulations and lab verification to ensure proper timing requirements and signal integrity in the design.

An additional lower voltage of TBD is defined. PC4L is used to reference DIMMs capable of operation at this voltage level. The annex for each raw card will have specific entries to indicate DIMM operation at PC4 and PC4L voltage levels.

This specification follows the JEDEC standard DDR4 component specification (refer to JEDEC standard JESD79-4, at www.jedec.org).


See JEDEC LRDIMM Specification (annotations added).



See SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 14 (showing SDRAM devices D0, D18, D5, and D23).

#### Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 31 of 186 U.S. Patent No. 10.474.595: Claim 1

"dynamic random access memory elements on the printed circuit board;"



See SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 51.


Specifically, the SK hynix HMA84GL7AMR4N-UHTE comprises 36 SDRAM components.



(Exemplary Photo of SK Hynix HMA84GL7AMR4N-UHTE) (front side).

#### Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 32 of 186 U.S. Patent No. 10,474,595: Claim 1

"dynamic random access memory elements on the printed circuit board;"



(Exemplary Photo of SK Hynix HMA84GL7AMR4N-UHTE) (back side).




(Exemplary Photo of SK Hynix HMA84GL7AMR4N-UHTE) (SDRAM).

The SDRAM devices are JEDEC complaint.


## Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 33 of 186 U.S. Patent No. 10,474,595: Claim 1

"dynamic random access memory elements on the printed circuit board;"



#### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 34 of 186 U.S. Patent No. 10.474.595: Claim 1

"dynamic random access memory elements on the printed circuit board;"




JEDEC LRDIMM Specification (annotation added). *See also* SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 65.



(Exemplary Photo of SK Hynix HMA84GL7AMR4N-UHTE) (front side).

## Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 35 of 186 U.S. Patent No. 10,474,595: Claim 1

"dynamic random access memory elements on the printed circuit board;"



(Exemplary Photo of SK Hynix HMA84GL7AMR4N-UHTE) (back side).

#### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 36 of 186 U.S. Patent No. 10.474.595: Claim 1


"a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection; and"

a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection; and The SK hynix Products include a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection.

The SK hynix Products comprise a module controller on the printed circuit board. For example, the SK hynix Products contain a JEDEC-compliant IDT 4RCD0124KC0 RCD on the printed circuit board.

Some modules have lower current requirements. Any specific module must meet the SDRAM, DDR4RCD01, and DDR4DB01 voltage requirements for its worst case supply currents.

See, e.g., JEDEC LRDIMM Specification (annotation added).



SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 65 (annotations added).

Specifically, the SK hynix Products contain a IDT 4RCD0124KC0 RCD.

### Case 6:20-cv-00194-ADA Document 1-10 5 Filed 03/17/20 Page 37 of 186

"a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection; and"



(Exemplary Photo of SK Hynix HMA84GL7AMR4N-UHTE).



(Exemplary Photo of SK Hynix HMA84GL7AMR4N-UHTE).

The IDT 4RCD0124KC0 RCD is JEDEC Compliant.

Features

• JEDEC Compliant RCD

See 4RCD0124K DDR4 Register Clock Driver Webpage at 1.

### **BENEFITS**


 All devices are JEDEC® compliant and meet stringent requirements for reliability and application compliance

IDT Leader in Server Memory Chipsets at 1.


## Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 38 of 186 U.S. Patent No. 10.474.595: Claim 1

"a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection; and"

The SK hynix Products comprise a module controller coupled to the dynamic random access memory elements. For example, the IDT 4RCD0124KC0 RCD is coupled to the plurality of dynamic random access memory elements on the PCB.




JEDEC LRDIMM Specification.



JEDEC LRDIMM Specification.

# Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 39 of 186 U.S. Patent No. 10,474,595: Claim 1

"a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection; and"



# Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 40 of 186 U.S. Patent No. 10,474,595: Claim 1

"a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection; and"

Table 16 — Terminal functions				
Signal Group	Signal Name	Type	Description	
Input	DCKE0/1	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register function pins not associated with Chip	
Control bus	DODT0/1	KEF	Select.	
	DCS0_nDCS1_n	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register Chip Select signals.	
	DCS2_nDCS3_n	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register Chip Select signals. These pins initiate	
		KEF	DRAM address/command decodes,.	
	or			
	DC0DC	1	Some of these have alternative functions:	
			• DCS2 n <=> DC0	
			• DCS3_n <=> DC1	
	DC	<sup>2</sup> CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register Chip ID 2 signal.	
Input	DA0DA13, DA17	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register inputs.	
Address and	DBA0DBA1,			
Command bus	DBG0DBG1			
	DA14DA16	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register inputs.	
	or		In case of an ACT command some of these terminals have an alternative	
	OI OI		function:	
	DWE_n, DCAS_r	1,	DRAM corresponding register command signals.	
	DRAS_	n	• DA14 <=> DWE_n	
			• DA15 <=> DCAS_n	
			• DA16 <=> DRAS_n	
	DACT_n	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register DACT_n signal.	
	ł	1	1	

See JEDEC RCD01 Specification (annotations added).

Output	QACKE0/1, QAODT0/ CMOS <sup>2</sup>	Register output CKE and ODT signals.
Control bus	l,	
	QBCKE0/1, QBODT0/1	
	QAC80_nQAC81_n, CMOS <sup>2</sup>	Register output Chip Select signals.
	QBCS0_nQBCS1_n	
	QACS2_nQACS3_n, CMOS <sup>2</sup>	Register output Chip Select signals. These pins initiate DRAM address:
	QBCS2_nQBCS3_n	command decodes.
	or	
	QAC0QAC1,	Some of these have alternative functions:
	QBC0QBC1	<ul> <li>QxCS2_n &lt;-&gt; QxC0</li> </ul>
		<ul> <li>QxCS3_n &lt;=&gt; QxC1</li> </ul>
	QAC2, QBC2 CMOS <sup>2</sup>	Register output Chip ID2 signals.

See JEDEC RCD01 Specification.

# Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 41 of 186 U.S. Patent No. 10,474,595: Claim 1


"a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection; and"

Signal Group	Signal Name	Type	Description
Output	QAA0QAA13,	CMOS <sup>2</sup>	Outputs of the register, valid after the specified clock count and
Address and	QAA17,		immediately following a rising edge of the clock.
Command bus	QBA0QBA13,		
	QBA17.		
	QABA0QABA1,		
	QBBA0QBBA1,		
	QAG0QAG1,		
	QBG0QBG1		
	QAA14QAA16,	CMOS <sup>2</sup>	Outputs of the register, valid after the specified clock count and
	QBA14QBA16		immediately following a rising edge of the clock.
			In case of an ACT command some of these terminals have an alternative
	or		function:
	QAWE_n, QACAS_n,		Register output command signals.
	QARAS n.		<ul> <li>QxA14 &lt;=&gt; QxWE_n</li> </ul>
	QBWE n, QBCAS n.		<ul> <li>QxA15 &lt;=&gt; QxCAS n</li> </ul>
	QBRAS_n		<ul> <li>QxA16 &lt;=&gt; QxRAS_n</li> </ul>
	QAACT_n,	CMOS <sup>2</sup>	Outputs of the register, valid after the specified clock count and
	QBACT n		immediately following a rising edge of the clock.

See JEDEC RCD01 Specification.


### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 42 of 186 U.S. Patent No. 10.474.595: Claim 1

"a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection; and"



## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 43 of 186 U.S. Patent No. 10,474,595: Claim 1

"a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection; and"



SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 14.

The SK hynix Products comprise a module controller having an open drain output coupled to the error edge connection. For example, the JEDEC-complaint IDT 4RCD0124KC0 RCD contains an ALERT\_n pin, which is an open drain output coupled to the error edge connection of the PCB.


# Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 44 of 186 U.S. Patent No. 10,474,595: Claim 1

"a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection; and"

		<b>Table 16 — T</b>	erminal functions
Signal Group	Signal Name	Туре	Description
Output Address and Command bus	QAA0QAA13, QAA17, QBA0QBA13, QBA17, QABA0QABA1, QBBA0QBBA1, QAG0QAG1, QBG0QBG1	CMOS <sup>2</sup>	Outputs of the register, valid after the specified clock count and immediately following a rising edge of the clock.
	QAA14QAA16, QBA14QBA16  or  QAWE_n, QACAS_n QARAS_n QBWE_n, QBCAS_n	, , ,	Outputs of the register, valid after the specified clock count and immediately following a rising edge of the clock.  In case of an ACT command some of these terminals have an alternative function:  Register output command signals.  • QxA14 <=> QxWE_n  • QxA15 <=> QxCAS_n  • QxA16 <=> QxRAS_n
	QAACT_n, QBACT_n	CMOS <sup>2</sup>	Outputs of the register, valid after the specified clock count and immediately following a rising edge of the clock.
Vref output	QVrefCA	$V_{ m DD}/2$	Output reference voltage for DRAM receivers
Clock outputs	Y0_tY3_t, Y0_cY3_c	CMOS <sup>2</sup> differential	Redriven clock
Reset output	QRST_n	CMOS <sup>2</sup>	Redriven reset. This is an asynchronous output. It is the responsibility of the DDR4RCD01 QRST_n to reset the DDR4 SDRAM on all DIMM topologies.
Parity outputs	QAPAR QBPAR	CMOS <sup>2</sup>	Redriven parity <sup>3</sup>
Error out	ALERT_n	(Open drain)	When LOW, this output indicates that a parity error was identified associated with the address and/or command inputs when parity checkin is enabled or that the ERROR_IN_n input was asserted, regardless of whether parity checking is enabled or not.

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 45 of 186

"a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection; and"



# Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 46 of 186 U.S. Patent No. 10,474,595: Claim 1

"a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection; and"

Table 3 — Pin Definition					
Pin Name	Description	Pin Name	Description		
A0-A17 <sup>1</sup>	SDRAM address bus	SCL	I <sup>2</sup> C serial bus clock for SPD-TSE		
BA0, BA1	SDRAM bank select	SDA	I <sup>2</sup> C serial bus data line for SPD-TSE		
BG0, BG1	SDRAM bank group select	SA0-SA2	I <sup>2</sup> C slave address select for SPD-TSE		
RAS_n <sup>2</sup>	SDRAM row address strobe	PAR	SDRAM parity input		
CAS_n <sup>3</sup>	SDRAM column address strobe	VDD	SDRAM core power supply		
WE_n <sup>4</sup>	SDRAM write enable				
S0_n, CS1_n, CS2_n, CS3_n	DIMM Rank Select Lines	C0, C1, C2	Chip ID lines for 3DS SDRAMs		
CKE0, CKE1	SDRAM clock enable lines	VREFCA	SDRAM command/address reference supply		
ODT0, ODT1	SDRAM on-die termination control lines	VSS	Power supply return (ground)		
ACT_n	SDRAM activate	VDDSPD	Serial SPD-TSE positive power supply		
DQ0-DQ63	DIMM memory data bus	ALERT_n	SDRAM alert_n		
CB0_CB7	DIMM ECC check hits	VPP	SDRAM Supply		

JEDEC LRD


Alert: It has multi functions such as CRC error flag, Command and Address Parity error flag as Output signal. If there is an error in the CRC, then ALERT\_n goes LOW for the period time interval and goes Output back HIGH. If there is an error in the Command Address Parity Check, then ALERT\_n goes LOW for ALERT n (Input) a relatively long period until the ongoing DRAM internal recovery transaction is complete. During Connectivity Test mode, this pin functions as an input. Whether ALERT\_n is used or not is system dependent.

JEDEC LRDIMM Specification (annotations added).

See also SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 5, 7.

## Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 47 of 186 U.S. Patent No. 10.474.595: Claim 1

"a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection; and"



### Case 6:20-cv-00194-ADA Document 1-10 5 Filed 03/17/20 Page 48 of 186

"wherein the memory module is configurable to operate in any of at least a first mode and a second mode;"

wherein the memory module is configurable to operate in any of at least a first mode and a second mode; The SK hynix Products are memory modules configurable to operate in at least a first mode and a second mode.

For example, the IDT 4RCD0124KC0 RCD is configured to operate in a first mode, e.g., a normal operating mode (e.g., when RC0C control word = x000).

	Table 35 — RC0C: Training Control Word						
Set	ting (	DA[3	:0])	Definition	Encoding		
Х	0	()	0	Training mode selection	Normal operating mode		
X	0	0	1		Clock-to-CA training mode <sup>1</sup>		
X	0	1	0		DCS0_n loopback mode <sup>1</sup>		
X	0	1	1		DCS1_n loopback mode <sup>1</sup>		
X	1	0	0		DCKE0 loopback mode <sup>1</sup>		
X	1	0	1		DCKE1 loopback mode <sup>1</sup>		
X	1	1	0		DODT0 loopback mode <sup>1</sup>		
X	1	1	1		DODT1 loopback mode <sup>1</sup>		
0	X	X	X	Reserved	Reserved		
1	X	X	X		Reserved		

In these training modes the DDR4RCD01 samples the affected inputs every other clock cycle (to accommodate the host sending alternating '0' and '1' pattern on these signals).

See JEDEC RCD01 Specification (annotations added).

For example, the IDT 4RCD0124KC0 RCD is further configured to operate in a second mode, e.g., Clock-to-CA training mode (e.g., when RC0C control word = x001).

	Table 35 — RC0C: Training Control Word					
Set	ting (	DA[3	:0])	Definition	Encoding	
X	0	()	0	Training mode selection	Normal operating mode	
X	0	0	1		Clock-to-CA training mode <sup>1</sup>	
X	0	1	0		DCS0_n loopback mode <sup>1</sup>	
X	0	1	1		DCS1_n loopback mode <sup>1</sup>	
X	1	0	0		DCKE0 loopback mode <sup>1</sup>	
X	1	0	1		DCKE1 loopback mode <sup>1</sup>	
X	1	1	0		DODT0 loopback mode <sup>1</sup>	
X	1	1	1		DODT1 loopback mode <sup>1</sup>	
0	X	X	X	Reserved	Reserved	
1	X	X	X		Reserved	

In these training modes the DDR4RCD01 samples the affected inputs every other clock cycle (to accommodate the host sending alternating '0' and '1' pattern on these signals).

See JEDEC RCD01 Specification (annotations added).

# Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 49 of 186

"wherein the memory module is configurable to operate in any of at least a first mode and a second mode;"

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 50 of 186 U.S. Patent No. 10.474.595: Claim 1

"wherein the memory module in the first mode is configurable to perform one or more normal memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, wherein the memory module in the second mode is not accessed by the memory controller for normal memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences;"

wherein the memory module in the first mode is configurable to perform one or more normal memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, wherein the memory module in the second mode is not accessed by the memory controller for normal memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences;

In the first mode, the SK hynix Products are configurable to perform one or more normal memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections.

For example, the SK hynix Products are configured to operate in a normal operating mode, e.g., a first mode.

	Table 35 — RC0C: Training Control Word						
Set	ting (	DA[3	:0])	Definition	Encoding		
Х	0	()	0	Training mode selection	Normal operating mode		
X	0	0	1		Clock-to-CA training mode <sup>1</sup>		
X	0	1	0		DCS0_n loopback mode <sup>1</sup>		
X	0	1	1		DCS1_n loopback mode <sup>1</sup>		
X	1	0	0		DCKE0 loopback mode <sup>1</sup>		
Х	1	0	1		DCKE1 loopback mode <sup>1</sup>		
X	1	1	0		DODT0 loopback mode <sup>1</sup>		
X	1	1	1		DODT1 loopback mode <sup>1</sup>		
0	Х	X	Х	Reserved	Reserved		
1	X	X	X	1	Reserved		

In these training modes the DDR4RCD01 samples the affected inputs every other clock cycle (to accommodate the host sending alternating '0' and '1' pattern on these signals).


See JEDEC RCD01 Specification (annotations added).

The SK hynix Products are configured to perform one or more memory read or write operations by communicating data signals via the first edge connections in response to address and command signals received via the second edge connections.

For example, during the first mode (e.g., a normal mode of operation), the RCD receives address and control signals corresponding to read and write commands from the memory controller via the second edge connections. The RCD outputs corresponding address and control signals to the SDRAM devices, which cause the SDRAM devices to execute read and write operations.

## Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 51 of 186 U.S. Patent No. 10,474,595: Claim 1

"wherein the memory module in the first mode is configurable to perform one or more normal memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, wherein the memory module in the second mode is not accessed by the memory controller for normal memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences;"



## Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 52 of 186 U.S. Patent No. 10.474.595: Claim 1

"wherein the memory module in the first mode is configurable to perform one or more normal memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, wherein the memory module in the second mode is not accessed by the memory controller for normal memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences;"

		Table 16 — T	erminal functions
Signal Group	Signal Name	Туре	Description
Input Control bus	DCKE0/1 DODT0/1	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register function pins not associated with Chip Select.
	DCS0_nDCS1_n	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register Chip Select signals.
	DCS2_nDCS3_n	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register Chip Select signals. These pins initiate DRAM address/command decodes,.
	or		
	DC0DC1		Some of these have alternative functions:
			• DCS2_n <=> DC0
			• DCS3_n <=> DC1
	DC2	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register Chip ID 2 signal.
Input	DA0DA13, DA17	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register inputs.
Address and	DBA0DBA1,	, and	
Command bus	DBG0DBG1		
	DA14DA16	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register inputs.
	or		In case of an ACT command some of these terminals have an alternative
	DWE - DOAG -		function:
	DWE_n, DCAS_n,	1	DRAM corresponding register command signals.
	DRAS_n		• DA14 <=> DWE_n
			• DA15 <=> DCAS_n
	D. L. O.T.		• DA16 <=> DRAS n
	DACT_n	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register DACT_n signal.

See JEDEC RCD01 Specification (annotations added).

Output	QACKE0/1, QAODT0/ CX	MOS <sup>2</sup>	Register output CKE and ODT signals.
Control bus	l,		
	QBCKE0/1, QBODT0/1		
	QACS0_nQACS1_n, C)	MOS <sup>2</sup>	Register output Chip Select signals.
	QBCS0_nQBCS1_n		
	QACS2_nQACS3_n, CA	MOS <sup>2</sup>	Register output Chip Select signals. These pins initiate DRAM address
	QBCS2_nQBC83_n		command decodes.
	or		
	QAC0QAC1,		Some of these have alternative functions:
	QBC0QBC1		<ul> <li>QxCS2_n &lt;-&gt; QxC0</li> </ul>
			<ul> <li>QxCS3_n &lt;=&gt; QxC1</li> </ul>
	QAC2, QBC2 CA	MOS <sup>2</sup>	Register output Chip ID2 signals.

See JEDEC RCD01 Specification.

# Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 53 of 186 U.S. Patent No. 10,474,595: Claim 1


"wherein the memory module in the first mode is configurable to perform one or more normal memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, wherein the memory module in the second mode is not accessed by the memory controller for normal memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences;"

Signal Group	Signal Name	Туре	Description
Output	QAA0QAA13,	CMOS <sup>2</sup>	Outputs of the register, valid after the specified clock count and
Address and	QAA17,		immediately following a rising edge of the clock.
Command bus	QBA0QBA13,		
	QBA17.		
	QABA0QABA1,		
	QBBA0QBBA1,		
	QAG0QAG1,		
	QBG0QBG1		
	QAA14QAA16,	CMOS <sup>2</sup>	Outputs of the register, valid after the specified clock count and
	QBA14QBA16		immediately following a rising edge of the clock.
	or		In case of an ACT command some of these terminals have an alternative
	Or Or		function:
	QAWE_n, QACAS_n,		Register output command signals.
	QARAS_n,		• QxA14 <=> QxWE_n
	QBWE_n, QBCAS_n,		<ul> <li>QxA15 &lt;=&gt; QxCAS_n</li> </ul>
	QBRAS_n		• QxA16 <-> QxRAS_n
	QAACT_n,	CMOS <sup>2</sup>	Outputs of the register, valid after the specified clock count and
	QBACT n		immediately following a rising edge of the clock.

See JEDEC RCD01 Specification.


### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 54 of 186 U.S. Patent No. 10.474.595: Claim 1

"wherein the memory module in the first mode is configurable to perform one or more normal memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, wherein the memory module in the second mode is not accessed by the memory controller for normal memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences;"



### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 55 of 186

"wherein the memory module in the first mode is configurable to perform one or more normal memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, wherein the memory module in the second mode is not accessed by the memory controller for normal memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences;"



SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 14.

The SDRAM components receive these signals as inputs from the RCD.

Symbol	Type	Function		
CK_t, CK_c	Input	Clock: CK_t and CK_c are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK_t and negative edge of CK_c.		
CKE, (CKE1)	Input	Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self-Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is synchronous for Self-Refresh exit. After VREFCA and Internal DQ Vreinave become stable during the power on and initialization sequence, they must be maintained during all operations (including Self-Refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK_t,CK_c, ODT and CKE are disabled during power-down. Input buffers, excluding CKE, are disabled during Self-Refresh.		
CS_n, (CS1_n)	Input	Chip Select: All commands are masked when CS_n is registered HiGH. CS_n provides for external Rank selection on systems with multiple Ranks. CS_n is considered part of the command code.		
C0,C1,C2	Input	Chip ID: Chip ID is only used for 3DS for 2,4,8high stack via TSV to select each slice of stacked component. Chip ID is considered part of the command code.		

JEDEC DDR4 SDRAM Specification.

See also SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 6.

### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 56 of 186 U.S. Patent No. 10:474-595: Claim 1

"wherein the memory module in the first mode is configurable to perform one or more normal memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, wherein the memory module in the second mode is not accessed by the memory controller for normal memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences;"

RAS_n/A16. CAS_n/ A15. WE_n/A14	Input	Command Inputs: RAS_n/A16, CAS_n/A15 and WE_n/A14 (along with CS_n) define the command being entered. Those pins have multi function. For example, for activation with ACT_n Low, those are Addressing like A16,A15 and A14 but for non-activation command with ACT_n High, those are Command pins for Read, Write and other command defined in command truth table
------------------------------------	-------	---

JEDEC DDR4 SDRAM Specification.

See also SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 6.

BG0 - BG1	Input	Bank Group Inputs: BG0 - BG1 define to which bank group an Active, Read, Write or Precharge command is being applied. BG0 also determines which mode register is to be accessed during a MRS cycle. X4/8 have BG0 and BG1 but X16 has only BG0
BA0 - BA1	Input	Bank Address Inputs: BA0 - BA1 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines which mode register is to be accessed during a MRS cycle.
A0 - A17	Input	Address Inputs: Provide the row address for ACTIVATE Commands and the column address for Read/Write commands to select one location out of the memory array in the respective bank. (A10/AP, A12/BC_n, RAS_n/A16, CAS_n/A15 and WE_n/A14 have additional functions, see other rows. The address inputs also provide the op-code during Mode Register Set commands.A17 is only defined for the x4 configuration.

JEDEC DDR4 SDRAM Specification.

See also SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 6.

These signals are used during reads and writes that occur during operational mode, e.g., the first mode.

Read and write operation to the DDR4 SDRAM are burst oriented, start at a selected location, and continue for a burst length of eight or a 'chopped' burst of four in a programmed sequence. Operation begins with the registration of an ACTIVATE Command, which is then followed by a Read or Write command. The address bits registered coincident with the ACTIVATE Command are used to select the bank and row to be activated (BG0-BG1 in x4/8 and BG0 in x16 select the bankgroup; BA0-BA1 select the bank; A0-A17 select the row; refer to "DDR4-SDRAM Addressing" on Section 2.7 for specific requirements). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst operation, determine if the auto precharge command is to be issued (via A10), and select BC4 or BL8 mode 'on the fly' (via A12) if enabled in the mode register

Prior to normal operation, the DDR4 SDRAM must be powered up and initialized in a predefined manner.

JEDEC DDR4 SDRAM Specification (annotations added). *See also* SKH DDR4 Device Operation at 7.

## Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 57 of 186 U.S. Patent No. 10.474.595: Claim 1

"wherein the memory module in the first mode is configurable to perform one or more normal memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, wherein the memory module in the second mode is not accessed by the memory controller for normal memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences;"

#### 4.22 ACTIVATE Command

The ACTIVATE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BG0-BG1 in X4/8 and BG0 in X16 select the bankgroup; BA0-BA1 inputs selects the bank within the bankgroup, and the address provided on inputs A0-A17 selects the row. This row remains active (or open) for accesses until a precharge command is issued to that bank or a precharge all command is issued. A bank must be precharged before opening a different row in the same bank.

JEDEC DDR4 SDRAM Specification. *See also* SKH DDR4 Device Operation at 94.

Additionally, the RCD outputs chips select commands QACS0\_n, QACS1\_N, and/or QACS3\_n, and QBCS0\_n, QBCS1\_N, and/or QBCS3\_n, which activate the relevant SDRAM chip depending on the mode of operation.

#### 2.2 Features and Functions

The DDR4RCD01 has three basic modes of operation associated with the DA[1:0] bits in the DIMM Configuration Control Word (RC0D):

- In Direct DualCS mode (DA[1:0] = 00) the component has two chip select inputs, DCS0\_n and DCS1\_n, and two copies of each chip select output, QACS0\_n, QACS1\_n, QBCS0\_n and QBCS1\_n. The inputs pins DC[2:0] are forwarded to two sets of output pins, QAC[2:0] and QBC[2:0]. This is the normal operating mode ("QuadCS disabled" and "Encoded CS disabled").
- In Direct QuadCS mode (DA[1:0] = 01), the component has four chip select inputs, the two dedicated inputs DCS[1:0]\_n and the DC[0] input pin functioning as DCS2\_n and the DC[1] input pin functioning as DCS3\_n, and two copies of each chip select output, QACS[3:0]\_n and QBCS[3:0]\_n. The input pin DC[2] is forwarded to two output pins, QAC[2] and QBC[2]. The output pins QAC[1:0] and QBC[1:0] are used as QACS[3:2]\_n and QBCS[3:2]\_n. This is the "QuadCS enabled" mode.

In the two modes above the DDR4 register does not need to decode input signals to generate any chip select outputs.

In Encoded QuadCS mode (DA[1:0] = 11), two copies of four output chip selects, i.e., QACS[3:0]\_n and QBCS[3:0]\_n, are decoded out of two DCS[1:0]\_n inputs and the DC[0] input. The input pin DC[2] is forwarded to two output pins, QAC[2] and QBC[2]. The output pins QAC[1:0] and QBC[1:0] are used as QACS[3:2]\_n and QBCS[3:2]\_n. This is the "Encoded QuadCS" mode.

See JEDEC RCD01 Specification.

In response to the address and command information received via the second edge connections, the SK hynix Products communicate data signals via the first edge connections while performing memory read or write operations. For example

## Case 6:20-cv-00194-ADA Document 1-10. Filed 03/17/20 Page 58 of 186 U.S. Patent No. 10,474.595: Claim 1

"wherein the memory module in the first mode is configurable to perform one or more normal memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, wherein the memory module in the second mode is not accessed by the memory controller for normal memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences;"

the DQ and DQS signals (first edge connections) are used to communicate data signals between the memory module and host in response to read/write commands and addressing information received from the second edge connections:

	Table 3 — Pi	n Definition	
Pin Name	Description	Pin Name	Description
A0-A17 <sup>1</sup>	SDRAM address bus	SCL	I <sup>2</sup> C serial bus clock for SPD-TSE
BAO, BA1	SDRAM bank select	SDA	I <sup>2</sup> C serial bus data line for SPD-TSE
BG0, BG1	SDRAM bank group select	SA0-SA2	I <sup>2</sup> C slave address select for SPD-TSE
RAS_n <sup>2</sup>	SDRAM row address strobe	PAR	SDRAM parity input
CAS_n <sup>3</sup>	SDRAM column address strobe	VDD	SDRAM core power supply
WE_n <sup>4</sup>	SDRAM write enable		
CS0_n, CS1_n, CS2_n, CS3_n	DIMM Rank Select Lines	C0, C1, C2	Chip ID lines for 3DS SDRAMs
CKE0, CKE1	SDRAM clock enable lines	VREFCA	SDRAM command/address reference supply
ODT0, ODT1	SDRAM on-die termination control lines	VSS	Power supply return (ground)
ACT_n	SDRAM activate	VDDSPD	Serial SPD-TSE positive power supply
DQ0-DQ63	DIMM memory data bus	ALERT_n	SDRAM alert_n
CB0-CB7	DIMM ECC check bits	VPP	SDRAM Supply
TDQS9_t-TDQS17_t TDQS9_c-TDQS17_c	Dummy loads. Not used on LRDIMMs		
DQS0_t-DQS17_t	SDRAM data strobes (positive line of differential pair)	12 V	Optional power Supply on socket but not used on LRDIMM
DOS0 c=DOS17 c	SDRAM data strobes	RESET n	Set DRAMs to a Known State

DO Input/	Data Input/ Output: Bi-directional data bus. If CRC is enabled via Mode register, then CRC code is added at the end of Data Burst. Any DQ from DQ0-DQ3 may indicate the internal Vref level during test via Mode Register Setting MR4 A4=High. Refer to vendor-specific data sheets to determine which DQ is used.
-----------	--

DQS0_t-DQS1 DQS0_c-DQS1		Input/ Output	Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. The data strobe DQS_t is paired with differential signals DQS_c, respectively, to provide differential pair signaling to the system during reads and writes. DDR4 SDRAM supports differential data strobe only and does not support single-ended.	
----------------------------	--	------------------	---	--

JEDEC LRDIMM Specification (annotations added).

### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 59 of 186 U.S. Patent No. 10:474-595: Claim 1

"wherein the memory module in the first mode is configurable to perform one or more normal memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, wherein the memory module in the second mode is not accessed by the memory controller for normal memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences;"

See also SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 5, 7.


JEDEC Standard No. 21C Page 4.20.27-17

### 6 DIMM Design Details

### 6.1 Signal Groups

This specification categorizes DDR4 SDRAM timing-critical signals into seven groups. Figure 3 summarizes the signals contained in each group. All signal groups, except Data, implement a fly-by topology. The signal groups are:

- DQ and DQS signals connector to Data Buffer (DB)
- DQ and DQS signals DB to SDRAM



JEDEC LRDIMM Specification (annotations added).

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 60 of 186 U.S. Patent No. 10.474,595: Claim 1

"wherein the memory module in the first mode is configurable to perform one or more normal memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, wherein the memory module in the second mode is not accessed by the memory controller for normal memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences;"

Read and write operation to the DDR4 SDRAM are burst oriented, start at a selected location, and continue for a burst length of eight or a 'chopped' burst of four in a programmed sequence. Operation begins with the registration of an ACTIVATE Command, which is then followed by a Read or Write command. The address bits registered coincident with the ACTIVATE Command are used to select the bank and row to be activated (BG0-BG1 in x4/8 and BG0 in x16 select the bankgroup; BA0-BA1 select the bank; A0-A17 select the row; refer to "DDR4 SDRAM Addressing" on Section 2.7 for specific requirements). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst operation, determine if the auto precharge command is to be issued (via A10), and select BC4 or BL8 mode 'on the fly' (via A12) if enabled in the mode register.

JEDEC DDR4 SDRAM Specification (annotations added). *See also* SKH DDR4 Device Operation at 7.


Symbol Type  DQ Input / Output		Punction  Data Input/ Output: Bi-directional data bus. If CRC is enabled via Mode register then CRC code is added at the end of Data Burst. Any DQ from DQ0-DQ3 may indicate the internal Vref level during test via Mode Register Setting MR4 A4=High. Refer to vendor specific data sheets to determine which DQ is used.	

JEDEC DDR4 SDRAM Specification (annotations added).

See also SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 7.


### Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 61 of 186

"wherein the memory module in the first mode is configurable to perform one or more normal memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, wherein the memory module in the second mode is not accessed by the memory controller for normal memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences;"



### Case 6:20-cv-00194-ADA Document 1-10 Selled 03/17/20 Page 62 of 186

"wherein the memory module in the first mode is configurable to perform one or more normal memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, wherein the memory module in the second mode is not accessed by the memory controller for normal memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences;"



See, e.g., JEDEC DDR4 SDRAM Specification. See also JEDEC DDR4 SDRAM Specification. See also SKH DDR4 Device Operation at 126, 94-144.

In the second mode, the SK hynix Products are not accessed by the memory controller for normal memory read or write operations, and are configurable to perform operations related to one or more training sequences.

For example, while the SK hynix Product is in Clock-to-CA training mode (e.g., a second mode), the dynamic random access memory devices (DRAMs) of the memory module are isolated from normal use, and normal operational read/write commands are not decoded.

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 63 of 186 U.S. Patent No. 10.474.595: Claim 1

"wherein the memory module in the first mode is configurable to perform one or more normal memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, wherein the memory module in the second mode is not accessed by the memory controller for normal memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences;"

The DRAM is protected by driving the RCD control outputs at inactive levels. The RCD may either force all outputs than can be chip selects (including QxC0/CS2\_n and QxC1/CS3\_n) HIGH and all QxCKE and QxODT outputs LOW OR hold the previous values on QxCA/QxCS/QxCKE/QxODT before entering any of the CA training modes. The data buffer is protected by driving the buffer control interface signals at inactive levels. The RCD may either drive BODT and BCKE outputs LOW and BCOM[3:0] to '1010' (NOP command) OR the RCD may hold the previous values on BODT/BCKE/BCOM before entering any of the CA training modes.

The RCD does not decode commands while any RC0C training mode is enabled. It is thus necessary for the register to correspondingly disable and ignore unused inputs in each training mode. The following two methods to change or exit CA training modes are supported:

- (a) Write access to RC0C through I2C Bus and
- (b) DRST n Reset event.

See JEDEC RCD01 Specification.

Further, while in the second mode, the SK hynix Products are configurable to perform operations related to one or more training sequences.

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 64 of 186 U.S. Patent No. 10.474.595: Claim 1

"wherein the memory module in the first mode is configurable to perform one or more normal memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, wherein the memory module in the second mode is not accessed by the memory controller for normal memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences;"

#### 2.12 CA Bus Training Modes

The DDR4RCD01 supports several training modes (selected in Table 35, "RC0C: Training Control Word") in order to assist the memory controller in aligning the incoming command/address and control signals optimally to the input clock signal CK\_t/CK\_t. These training modes are only available if a non-zero latency adder has been selected.

In Clock-to-CA training mode the DDR4RCD01 ORs all enabled Dn inputs<sup>1</sup> every other cycle together and loops back the result to the ALERT\_n output pin. In this mode, the DPAR input is sampled at the same time as the other Dn inputs. The ALERT\_n latency relative to the DQn inputs is the same 3 cycles as in the normal parity mode. During any of the CA bus training modes, QCA/QxCKEn and QxODTn hold their previous values and parity checking is disabled.

The memory controller can use the Clock-to-CA training mode and feedback from the DDR4RCD01 to adjust the CK\_t-CK\_c to Dn relationship analogous to the write leveling sequence which adjusts the DQS-DQS\_n to CK\_t-CK\_c relationship. The memory controller writes consecutive sequences of all '1's and all '0's on the CA bus and pulls in the Dn timing until the DDR4RCD01 samples all Dn inputs as 0, which is indicated with the LOW assertion of ALERT\_n. This position indicates the start position of a cumulative CA bus "eye opening". The memory controller advances the clock position or pulls in the Dn timing until the DDR4RCD01 samples at least one input as '1', which is indicated by ALERT\_n remaining high three cycles after the last command. This position indicates the end position of a cumulative CA bus "eye opening". The memory controller can now position either the clock phase or the Dn input timing so that the clock edge is in the middle of this "eye opening" to achieve equal amounts of setup and hold time relative to the clock edge.


Figure 22 shows three sampling phase positions where the loopback ALERT\_n pin transmits either a consistent 0 output, a randomly toggling 1/0 output or a consistent 1 output, indicating sampling positions at the LOW time, the transition time or the HIGH time of the inputs, respectively.

The memory controller can use the DCS0\_n, DCS1\_n, DCKE0, DCKE1, DODT0 and DODT0 loop back modes in similar fashion. In each of these modes a single input signal is looped back to the ALERT\_n output and the memory controller can determine the optimal clock position for each of the control signals that are used for a particular DIMM. Once the optimal clock position for all CMD/ADDR and control inputs has been established, the memory controller can determine the best clock position for the whole set of input signals or potentially move the timing of individual control signals around to increase either setup or hold margins relative to the clock edge.

See JEDEC RCD01 Specification.

## Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 65 of 186 U.S. Patent No. 10.474.595: Claim 1

"wherein the memory module in the first mode is configurable to perform one or more normal memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, wherein the memory module in the second mode is not accessed by the memory controller for normal memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences;"



# Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 66 of 186 U.S. Patent No. 10,474,595: Claim 1

"wherein the module controller is configurable to receive via the second edge connections the address and control signals associated with the one or more normal memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred while the memory module is in the first mode;"


wherein the module controller is configurable to receive via the second edge connections the address and control signals associated with the one or more normal memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred while the memory module is in the first mode;

The module controller of the SK hynix Products is configurable to receive via the second edge connections the address and control signals associated with the one or more normal memory read or write operations, wherein the dynamic random access memory elements of the SK hynix Products are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller of the SK hynix Products is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred while the SK hynix Products are in the first mode.

While the SK hynix Products are in the first mode, the module controller of the SK hynix Products is configurable to receive via the second edge connections the address and control signals associated with the one or more normal memory read or write operations. For example, during the first mode (e.g., a normal mode of operation), the RCD receives address and control signals corresponding to read and write commands from the memory controller via the second edge connections.

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 67 of 186 U.S. Patent No. 10,474,595: Claim 1

"wherein the module controller is configurable to receive via the second edge connections the address and control signals associated with the one or more normal memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred while the memory module is in the first mode;"



# Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 68 of 186 U.S. Patent No. 10,474,595: Claim 1

"wherein the module controller is configurable to receive via the second edge connections the address and control signals associated with the one or more normal memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred while the memory module is in the first mode;"

Table 16 — Terminal functions					
Signal Group	Signal Name	Туре	Description		
Input Control bus	DCKE0/1 DODT0/1	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register function pins not associated with Chip Select.		
	DCS0_nDCS1_n	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register Chip Select signals.		
	DCS2_nDCS3_n	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register Chip Select signals. These pins initiate DRAM address/command decodes,.		
	or				
	DC0DC1		Some of these have alternative functions:		
			• DCS2_n <=> DC0		
			• DCS3_n <=> DC1		
	DC2	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register Chip ID 2 signal.		
Input	DA0DA13, DA17	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register inputs.		
Address and	DBA0DBA1,	102			
Command bus	DBG0DBG1				
	DA14DA16	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register inputs.		
	or		In case of an ACT command some of these terminals have an alternative		
	01		function:		
	DWE_n, DCAS_n,		DRAM corresponding register command signals.		
	DRAS_n		• DA14 <=> DWE_n		
			• DA15 <=> DCAS_n		
			• DA16 <=> DRAS_n		
	DACT_n	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register DACT_n signal.		

See JEDEC RCD01 Specification (annotations added).

Output	QACKE0/1, QAODTO	<sup>)/</sup> CMOS <sup>2</sup>	Register output CKE and ODT signals.
Control bus	l,		
	QBCKE0/1, QBODT0	M1	
	QACS0_nQACS1_n,	CMOS <sup>2</sup>	Register output Chip Select signals.
	QBCS0_nQBCS1_n		
	QACS2_nQACS3_n,	CMOS <sup>2</sup>	Register output Chip Select signals. These pins initiate DRAM address
	QBCS2_n.QBCS3_n		command decodes.
	or		
	QAC0QAC	21,	Some of these have alternative functions:
	QBC0QBC	C1	<ul> <li>QxCS2_n &lt;-&gt; QxC0</li> </ul>
			<ul> <li>QxCS3_n &lt;=&gt; QxC1</li> </ul>
	QAC2, QBC2	CMOS <sup>2</sup>	Register output Chip ID2 signals.

See JEDEC RCD01 Specification.

## Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 69 of 186 U.S. Patent No. 10.474.595: Claim 1


"wherein the module controller is configurable to receive via the second edge connections the address and control signals associated with the one or more normal memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred while the memory module is in the first mode;"

Signal Group	Signal Name	Туре	Description
Output	QAA0QAA13,	CMOS <sup>2</sup>	Outputs of the register, valid after the specified clock count and
Address and	QAA17,		immediately following a rising edge of the clock.
Command bus	QBA0QBA13,		
	QBA17,		
	QABA0QABA1,		
	QBBA6QBBA1,		
	QAG0QAG1,		
	QBG0QBG1		
	QAA14QAA16,	CMOS <sup>2</sup>	Outputs of the register, valid after the specified clock count and
	QBA14QBA16		immediately following a rising edge of the clock.
	or		In case of an ACT command some of these terminals have an alternative
	OF.		function:
	QAWE_n, QACAS_n,		Register output command signals.
	QARAS_n,		<ul> <li>QxA14 &lt;=&gt; QxWE_n</li> </ul>
	QBWE_n, QBCAS_n,		<ul> <li>QxA15 &lt;=&gt; QxCAS_n</li> </ul>
	QBRAS_n		<ul> <li>QxA16 &lt;-&gt; QxRAS_n</li> </ul>
	QAACT_n,	CMOS <sup>2</sup>	Outputs of the register, valid after the specified clock count and
	OBACT n		immediately following a rising edge of the clock.

See JEDEC RCD01 Specification.


### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 70 of 186 U.S. Patent No. 10.474,595: Claim 1

"wherein the module controller is configurable to receive via the second edge connections the address and control signals associated with the one or more normal memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred while the memory module is in the first mode;"



# Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 71 of 186 U.S. Patent No. 10,474,595: Claim 1

"wherein the module controller is configurable to receive via the second edge connections the address and control signals associated with the one or more normal memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred while the memory module is in the first mode;"



SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 14.

Further, in the first mode, the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals. For example, the RCD outputs the address and control signals to the SDRAM devices, which cause the SDRAM devices to execute read and write operations. The SDRAM components receive these signals as inputs from the RCD.

Symbol	Type	Function		
CK_t, CK_c	Input	Clock: CK_t and CK_c are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK_t and negative edge of CK_c.		
CKE, (CKE1)	Input	Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self-Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is synchronous for Self-Refresh exit. After VREFCA and Internal DQ Vre have become stable during the power on and initialization sequence, they must be maintained during all operations (including Self-Refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK_t,CK_c, ODT and CKE are disabled during power-down. Input buffers, excluding CKE, are disabled during Self-Refresh.		
CS_n, (CS1_n)	Input	Chip Select: All commands are masked when CS_n is registered HiGH. CS_n provides for external Rank selection on systems with multiple Ranks. CS_n is considered part of the command code.		
C0,C1,C2	Input	Chip ID: Chip ID is only used for 3DS for 2,4,8high stack via TSV to select each slice of stacked component. Chip ID is considered part of the command code.		

### Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 72 of 186

"wherein the module controller is configurable to receive via the second edge connections the address and control signals associated with the one or more normal memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred while the memory module is in the first mode;"

JEDEC DDR4 SDRAM Specification.

See also SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 6.

RAS_n/A16. CAS_n/ A15. WE_n/A14	Input	Command Inputs: RAS_n/A16, CAS_n/A15 and WE_n/A14 (along with CS_n) define the command being entered. Those pins have multi function. For example, for activation with ACT_n Low, those are Addressing like A16,A15 and A14 but for non-activation command with ACT_n High, those are Command pins for Read, Write and other command defined in command truth table
------------------------------------	-------	---

JEDEC DDR4 SDRAM Specification.

See also SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 6.

BG0 - BG1	Input	Bank Group Inputs: BG0 - BG1 define to which bank group an Active, Read, Write or Precharge command is being applied. BG0 also determines which mode register is to be accessed during a MRS cycle. X4/8 have BG0 and BG1 but X16 has only BG0
BAO - BA1	Input	Bank Address Inputs: BA0 - BA1 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines which mode register is to be accessed during a MRS cycle.
A0 - A17	Input	Address Inputs: Provide the row address for ACTIVATE Commands and the column address for Read/Write commands to select one location out of the memory array in the respective bank. (A10/AP, A12/BC_n, RAS_n/A16, CAS_n/A15 and WE_n/A14 have additional functions, see other rows. The address inputs also provide the op-code during Mode Register Set commands. A17 is only defined for the x4 configuration.

JEDEC DDR4 SDRAM Specification.

See also SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 6.

These signals are used during reads and writes that occur during the normal operational mode, e.g., the first mode.

Read and write operation to the DDR4 SDRAM are burst oriented, start at a selected location, and continue for a burst length of eight or a 'chopped' burst of four in a programmed sequence. Operation begins with the registration of an ACTIVATE Command, which is then followed by a Read or Write command. The address bits registered coincident with the ACTIVATE Command are used to select the bank and row to be activated (BG0-BG1 in x4/8 and BG0 in x16 select the bankgroup; BA0-BA1 select the bank; A0-A17 select the row; refer to "DDR4 SDRAM Addressing" on Section 2.7 for specific requirements). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst operation, determine if the auto precharge command is to be issued (via A10), and select BC4 or BL8 mode 'on the fly' (via A12) if enabled in the mode register.

Prior to normal operation, the DDR4 SDRAM must be powered up and initialized in a predefined manner.

JEDEC DDR4 SDRAM Specification (annotations added).

### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 73 of 186 U.S. Patent No. 10.474.595: Claim 1

"wherein the module controller is configurable to receive via the second edge connections the address and control signals associated with the one or more normal memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred while the memory module is in the first mode;"

See also SKH DDR4 Device Operation at 7.

#### 4.22 ACTIVATE Command

The ACTIVATE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BG0-BG1 in X4/8 and BG0 in X16 select the bankgroup; BA0-BA1 inputs selects the bank within the bankgroup, and the address provided on inputs A0-A17 selects the row. This row remains active (or open) for accesses until a precharge command is issued to that bank or a precharge all command is issued. A bank must be precharged before opening a different row in the same bank.

JEDEC DDR4 SDRAM Specification. *See also* SKH DDR4 Device Operation at 94.

Additionally, the RCD outputs chips select commands QACS0\_n, QACS1\_N, and/or QACS3\_n, and QBCS0\_n, QBCS1\_N, and/or QBCS3\_n, which activate the relevant SDRAM chip depending on the mode of operation.

#### 2.2 Features and Functions

The DDR4RCD01 has three basic modes of operation associated with the DA[1:0] bits in the DIMM Configuration Control Word (RC0D):

- In Direct DualCS mode (DA[1:0] = 00) the component has two chip select inputs, DCS0\_n and DCS1\_n, and two copies of each chip select output, QACS0\_n, QACS1\_n, QBCS0\_n and QBCS1\_n. The inputs pins DC[2:0] are forwarded to two sets of output pins, QAC[2:0] and QBC[2:0]. This is the normal operating mode ("QuadCS disabled" and "Encoded CS disabled").
- In Direct QuadCS mode (DA[1:0] = 01), the component has four chip select inputs, the two dedicated inputs DCS[1:0]\_n and the DC[0] input pin functioning as DCS2\_n and the DC[1] input pin functioning as DCS3\_n, and two copies of each chip select output, QACS[3:0]\_n and QBCS[3:0]\_n. The input pin DC[2] is forwarded to two output pins, QAC[2] and QBC[2]. The output pins QAC[1:0] and QBCS[3:2]\_n and QBCS[3:2]\_n. This is the "QuadCS enabled" mode.

In the two modes above the DDR4 register does not need to decode input signals to generate any chip select outputs.

In Encoded QuadCS mode (DA[1:0] = 11), two copies of four output chip selects, i.e., QACS[3:0]\_n and QBCS[3:0]\_n, are decoded out of two DCS[1:0]\_n inputs and the DC[0] input. The input pin DC[2] is forwarded to two output pins, QAC[2] and QBC[2]. The output pins QAC[1:0] and QBC[1:0] are used as QACS[3:2]\_n and QBCS[3:2]\_n. This is the "Encoded QuadCS" mode.

See JEDEC RCD01 Specification.

### Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 74 of 186 U.S. Patent No. 10.474.595: Claim 1

"wherein the module controller is configurable to receive via the second edge connections the address and control signals associated with the one or more normal memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred while the memory module is in the first mode;"

In accordance with those address and control signals, the SDRAM communicate data signals with the memory controller via the first edge connections. For example the DQ and DQS signals (first edge connections) are used to communicate data signals between the memory module and host in response to read/write commands and addressing information received from the second edge connections:

	Table 3 — Pin Definition							
Pin Name	Description	Pin Name	Description					
A0-A17 <sup>1</sup>	SDRAM address bus	SCL	I <sup>2</sup> C serial bus clock for SPD-TSE					
BAO, BA1	SDRAM bank select	SDA	I <sup>2</sup> C serial bus data line for SPD-TSE					
BG0, BG1	SDRAM bank group select	SA0-SA2	I <sup>2</sup> C slave address select for SPD-TSE					
RAS_n <sup>2</sup>	SDRAM row address strobe	PAR	SDRAM parity input					
CAS_n <sup>3</sup>	SDRAM column address strobe	VDD	SDRAM core power supply					
WE_n <sup>4</sup>	SDRAM write enable							
CS0_n, CS1_n, CS2_n, CS3_n	DIMM Rank Select Lines	C0, C1, C2	Chip ID lines for 3DS SDRAMs					
CKE0, CKE1	SDRAM clock enable lines	VREFCA	SDRAM command/address reference supply					
ODT0, ODT1	SDRAM on-die termination control lines	VSS	Power supply return (ground)					
ACT_n	SDRAM activate	VDDSPD	Serial SPD-TSE positive power supply					
DQ0-DQ63	DIMM memory data bus	ALERT_n	SDRAM alert_n					
CB0-CB7	DIMM ECC check bits	VPP	SDRAM Supply					
TDQS9_t-TDQS17_t TDQS9_c-TDQS17_c	Dummy loads. Not used on LRDIMMs							
DQS0_t-DQS17_t	SDRAM data strobes (positive line of differential pair)	12 V	Optional power Supply on socket but not used on LRDIMM					
DOS0_c=DOS17_c	SDRAM data strobes	RESET n	Set DRAMs to a Known State					

Data Input/ Output: Bi-directional data bus. If CRC is enabled via Mode register, then CRC code is added at the end of Data Burst, Any DQ from DQ0-DQ3 may indicate the internal Vref level during test via Mode Register Setting MR4 A4=High. Refer to vendor-specific data sheets to determine which DQ is used.

### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 75 of 186 U.S. Patent No. 10.474.595: Claim 1

"wherein the module controller is configurable to receive via the second edge connections the address and control signals associated with the one or more normal memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred while the memory module is in the first mode:"

		10 1	ar are more more;	
	DQS0_t-DQS17_t, DQS0_c-DQS17_c	Input/ Output	Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. The data strobe DQS_t is paired with differential signals DQS_c, respectively, to provide differential pair signaling to the system during reads and writes. DDR4 SDRAM supports differential data strobe only and does not support single-ended.	

JEDEC LRDIMM Specification (annotations added). *See also* SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 5. 7.

JEDEC Standard No. 21C Page 4.20.27-17

### 6 DIMM Design Details


#### 6.1 Signal Groups

This specification categorizes DDR4 SDRAM timing-critical signals into seven groups. Figure 3 summarizes the signals contained in each group. All signal groups, except Data, implement a fly-by topology. The signal groups are:

- 1. DQ and DQS signals connector to Data Buffer (DB)
- 2. DQ and DQS signals DB to SDRAM

### Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 76 of 186

"wherein the module controller is configurable to receive via the second edge connections the address and control signals associated with the one or more normal memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred while the memory module is in the first mode;"



JEDEC LRDIMM Specification (annotations added).

Read and write operation to the DDR4 SDRAM are burst oriented, start at a selected location, and continue for a burst length of eight or a 'chopped' burst of four in a programmed sequence. Operation begins with the registration of an ACTIVATE Command, which is then followed by a Read or Write command. The address bits registered coincident with the ACTIVATE Command are used to select the bank and row to be activated (BG0-BG1 in x4/8 and BG0 in x16 select the bankgroup; BA0-BA1 select the bank; A0-A17 select the row; refer to "DDR4 SDRAM Addressing" on Section 2.7 for specific requirements). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst operation, determine if the auto precharge command is to be issued (via A10), and select BC4 or BL8 mode 'on the fly' (via A12) if enabled in the mode register.

JEDEC DDR4 SDRAM Specification (annotations added). *See also* SKH DDR4 Device Operation at 7.

## Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 77 of 186 U.S. Patent No. 10,474,595: Claim 1

"wherein the module controller is configurable to receive via the second edge connections the address and control signals associated with the one or more normal memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred while the memory module is in the first mode;"


Symbol	Туре	Function		
DQ	Input / Output	Data Input/ Output: Bi-directional data bus. If CRC is enabled via Mode register then CRC code is added at the end of Data Burst. Any DQ from DQ0~DQ3 may indicate the internal Vref level during test via Mode Register Setting MR4 A4=High. Refer to vendor specific data sheets to determine which DQ is used.		
DQS_t, DQS_c, DQSU_t, DQSU_c, DQSL_t, DQSL_c		Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. For the x16, DQSL corresponds to the data on DQL0-DQL7; DQSU corresponds to the data on DQU0-DQU7. The data strobe DQS_t, DQSL_t and DQSU_t are paired with differential signals DQS_c, DQSL_c, and DQSU_c, respectively to provide differential pair signaling to the system during reads and writes. DDR4 SDRAM supports differential data strobe only and does not support single-ended.		

JEDEC DDR4 SDRAM Specification (annotations added).

See also SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 7.


### Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 78 of 186

"wherein the module controller is configurable to receive via the second edge connections the address and control signals associated with the one or more normal memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred while the memory module is in the first mode;"



### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 79 of 186 U.S. Patent No. 10.474.595: Claim 1

"wherein the module controller is configurable to receive via the second edge connections the address and control signals associated with the one or more normal memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred while the memory module is in the first mode;"



See, e.g., JEDEC DDR4 SDRAM Specification. See also JEDEC DDR4 SDRAM Specification.

See also SKH DDR4 Device Operation at 126, 94-144.

The module controller is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred while the SK hynix Products are in the first mode. For example, the ALERT\_n pin of the SK hynix Products is used to indicate a parity error while the memory module operates in the first mode (e.g., a normal mode of operation).

## Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 80 of 186 U.S. Patent No. 10,474,595: Claim 1

"wherein the module controller is configurable to receive via the second edge connections the address and control signals associated with the one or more normal memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred while the memory module is in the first mode;"

3 Connec	3 Connector Pinout and Signal Description							
Table 3 — Pin Definition								
Pin Name	Description	Pin Name	Description					
A0-A17 <sup>1</sup>	SDRAM address bus	SCL	I <sup>2</sup> C serial bus clock for SPD-TSE					
BA0, BA1	SDRAM bank select	SDA	I <sup>2</sup> C serial bus data line for SPD-TSE					
BG0, BG1	SDRAM bank group select	SA0-SA2	I <sup>2</sup> C slave address select for SPD-TSE					
RAS_n <sup>2</sup>	SDRAM row address strobe	PAR	SDRAM parity input					
CAS_n <sup>3</sup>	SDRAM column address strobe	VDD	SDRAM core power supply					
WE_n <sup>4</sup>	SDRAM write enable							
CS0_n, CS1_n, CS2_n, CS3_n	DIMM Rank Select Lines	C0, C1, C2	Chip ID lines for 3DS SDRAMs					
CKE0, CKE1	SDRAM clock enable lines	VREFCA	SDRAM command/address reference supply					
ODT0, ODT1	SDRAM on-die termination control lines	vss	Power supply return (ground)					
ACT_n	SDRAM activate	VDDSPD	Serial SPD-TSE positive power supply					
DQ0-DQ63	DIMM memory data bus	ALERT_n	SDRAM alert_n					
CB0_CB7	DIMM ECC check hits	VPP	SDRAM Supply					

JEDEC LRDIMM Specification (annotations added).

ALERT_n	3 * 00 C C C WO C C	Alert: It has multi functions such as CRC error flag, Command and Address Parity error flag as Output signal. If there is an error in the CRC, then ALERT_n goes LOW for the period time interval and goes back HIGH. If there is an error in the Command Address Parity Check, then ALERT_n goes LOW for a relatively long period until the ongoing DRAM internal recovery transaction is complete. During Connectivity Test mode, this pin functions as an input. Whether ALERT_n is used or not is system dependent.

JEDEC LRDIMM Specification (annotations added). *See also* SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 5, 7.

During the first mode (e.g., a normal mode of operation), the RCD uses the ALERT\_n signal to indicate a parity error having occurred.

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 81 of 186 U.S. Patent No. 10/474,595: Claim 1

"wherein the module controller is configurable to receive via the second edge connections the address and control signals associated with the one or more normal memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred while the memory module is in the first mode;"

After the DDR4RCD01 receives DPAR from the memory controller, it compares it with the data received on the CA inputs and indicates on its open-drain ALERT\_n pin (active LOW) whether a parity error has occurred. The computation only takes place for data which is qualified by at least one of the DCS[n:0]\_n signals being LOW.

The convention of parity is even parity, i.e., valid parity is defined as an even number of ones across the inputs used for parity computation combined with the parity signal. In other words the parity is chosen so that the total number of 1's in the transmitted signal, including the parity bit is even. The DIMM-dependent control signals (DCKE0, DCKE1, DCS0\_n .. DCS3\_n, DODT0 and DODT1) are not included in the parity check computations.

Even after a CA parity error has been registered, the device will still forward DCKEn and DODTn to the DRAMs, and the device will enter CKE power down mode depending on the DCKEn transitions.

If a parity error occurs and parity checking is enabled in RC0E, the DDR4 register sets the 'CA Parity Error Status' bit in RCFx to '1' and disables parity checking. ALERT\_n is asserted three input clocks after the erroneous command is registered. If the 'CA Parity Error Status' bit is '0', the DDR4 register logs the error by storing the erroneous command and address bits in the Error Log Register. ALERT\_n stays asserted LOW until a 'Clear CA Parity Error Status' command is sent if the 'ALERT\_n Assertion' bit in the Parity Control Word (RC0E) is '0'. In this case the erroneous command and all subsequent commands

See, e.g., JEDEC RCD01 Specification (annotations added).

## Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 82 of 186 U.S. Patent No. 10,474,595: Claim 1

"wherein the module controller is configurable to receive via the second edge connections the address and control signals associated with the one or more normal memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred while the memory module is in the first mode;"

#### 2.18 Control Words

The device features a set of control words, which allow the optimization of the device properties for different raw card designs. DDR4RCD01 control word (RCW) writes appear like DRAM MRS commands to MR7 which are ignored by the DDR4 DRAM. Each RCW write generates an MRS command to the rank 0 DRAMs behind the register, unless there is a parity error when parity checking is enabled, in which case both the RCW write as well as the MRS command to the DRAM are blocked. The different control words and settings are described below. Any change to these control words require some time for the device to settle. For changes to the control word setting, except for RC02 (DA3) and RC0A/RC3x, the controller needs to wait t<sub>MRD</sub> after the last control word access, before further access to the DRAM can take place. For any changes to the clock timing (RC02: bit DA3, and RC0A/RC3x) this settling may take up to tSTAB time. All chip select inputs, DCS[n:0] n, must be kept HIGH during that time.

The DDR4RCD01 allocates decoding for up to 16 4-bit words of control bits (RC00 through RC0F) and up to 15 8-bit words of control bits. Selection of each word of 4-bit control bits is presented on inputs DA4 through DA12. Data to be written into the 4-bit configuration registers need to be presented on DA0.. DA3. Selection of each word of 8-bit control bits is presented on inputs DA8 through DA12. Data to be written into the 8-bit configuration registers need to be presented on DA0.. DA7. Bits DA[16:14] must be LOW and at least one DCKEn input must be HIGH for a valid access. If register CKE power down feature is disabled, DCKEn inputs are don't care (either HIGH or LOW), and are forwarded to the QxCKEn outputs. The DODT[1:0] inputs are also don't care (can be either HIGH or LOW), and are forwarded to the QxODT[1:0] outputs. Address and command parity is checked during control word write operations unless parity is disabled in the Parity Control Word. ALERT\_n is asserted and the command is ignored if a parity error is detected.

See JEDEC RCD01 Specification (annotations added).

### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 83 of 186 U.S. Patent No. 10.474.595: Claim 1

"wherein the module controller in the second mode is further configurable to provide information related to the one or more training sequences by driving the open drain output and the error edge connection to a first state or to a second state, one of the first state and the second state being a low logic level and the other one of the first state and the second state being a high impedance state."

wherein the module controller in the second mode is further configurable to provide information related to the one or more training sequences by driving the open drain output and the error edge connection to a first state or to a second state, one of the first state and the second state being a low logic level and the other one of the first state and the second state being a high impedance state.

The module controller of the SK hynix Products in the second mode is further configurable to provide information related to the one or more training sequences by driving the open drain output and the error edge connection to a first state or to a second state, one of the first state and the second state being a low logic level and the other one of the first state and the second state being a high impedance state.

For example, the SK hynix products are configured to drive the Alert\_n signal, in either a HIGH or LOW state, to the error edge connection via the open drain output while the memory module is in Clock-to-CA training mode, e.g., the second mode. The Alert\_n signal constitutes information related to the Clock-to-CA training sequences.

### Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 84 of 186 U.S. Patent No. 10.474.595: Claim 1

"wherein the module controller in the second mode is further configurable to provide information related to the one or more training sequences by driving the open drain output and the error edge connection to a first state or to a second state, one of the first state and the second state being a low logic level and the other one of the first state and the second state being a high impedance state."

#### 2.12 CA Bus Training Modes

The DDR4RCD01 supports several training modes (selected in Table 35, "RC0C: Training Control Word") in order to assist the memory controller in aligning the incoming command/address and control signals optimally to the input clock signal CK\_t/CK\_t. These training modes are only available if a non-zero latency adder has been selected.

In Clock-to-CA training mode the DDR4RCD01 ORs all enabled Dn inputs every other cycle together and loops back the result to the ALERT\_n output pin. In this mode, the DPAR input is sampled at the same time as the other Dn inputs. The ALERT\_n latency relative to the DQn inputs is the same 3 cycles as in the normal parity mode. During any of the CA bus training modes, QCA/QxCKEn and QxODTn hold their previous values and parity checking is disabled.

The memory controller can use the Clock-to-CA training mode and feedback from the DDR4RCD01 to adjust the CK\_t-CK\_c to Dn relationship analogous to the write leveling sequence which adjusts the DQS-DQS\_n to CK\_t-CK\_c relationship. The memory controller writes consecutive sequences of all '1's and all '0's on the CA bus and pulls in the Dn timing until the DDR4RCD01 samples all Dn inputs as 0, which is indicated with the LOW assertion of ALERT\_n. This position indicates the start position of a cumulative CA bus "eye opening". The memory controller advances the clock position or pulls in the Dn timing until the DDR4RCD01 samples at least one input as '1', which is indicated by ALERT\_n remaining high three cycles after the last command. This position indicates the end position of a cumulative CA bus "eye opening". The memory controller can now position either the clock phase or the Dn input timing so that the clock edge is in the middle of this "eye opening" to achieve equal amounts of setup and hold time relative to the clock edge.


Figure 22 shows three sampling phase positions where the loopback ALERT\_n pin transmits either a consistent 0 output, a randomly toggling 1/0 output or a consistent 1 output, indicating sampling positions at the LOW time, the transition time or the HIGH time of the inputs, respectively.

The memory controller can use the DCS0\_n, DCS1\_n, DCKE0, DCKE1, DODT0 and DODT0 loop back modes in similar fashion. In each of these modes a single input signal is looped back to the ALERT\_n output and the memory controller can determine the optimal clock position for each of the control signals that are used for a particular DIMM. Once the optimal clock position for all CMD/ADDR and control inputs has been established, the memory controller can determine the best clock position for the whole set of input signals or potentially move the timing of individual control signals around to increase either setup or hold margins relative to the clock edge.

See JEDEC RCD01 Specification (annotations added).

### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 85 of 186 U.S. Patent No. 10.474.595: Claim 1

"wherein the module controller in the second mode is further configurable to provide information related to the one or more training sequences by driving the open drain output and the error edge connection to a first state or to a second state, one of the first state and the second state being a low logic level and the other one of the first state and the second state being a high impedance state."



## Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 86 of 186 U.S. Patent No. 10,474,595: Claim 1


"wherein the module controller in the second mode is further configurable to provide information related to the one or more training sequences by driving the open drain output and the error edge connection to a first state or to a second state, one of the first state and the second state being a low logic level and the other one of the first state and the second state being a high impedance state."

Table 16 — Terminal functions						
Signal Group	Signal Name	Туре	Description			
Output Address and Command bus	QAA0QAA13, QAA17, QBA0QBA13, QBA17, QABA0QABA1, QBBA0QBBA1,	CMOS <sup>2</sup>	Outputs of the register, valid after the specified clock count and immediately following a rising edge of the clock.			
	QAG0QAG1, QBG0QBG1 QAA14QAA16, QBA14QBA16 or QAWE_n, QACAS_n QARAS_n QBWE_n, QBCAS_n QBRAS_r	,	Outputs of the register, valid after the specified clock count and immediately following a rising edge of the clock.  In case of an ACT command some of these terminals have an alternative function:  Register output command signals.  • QxA14 <=> QxWE_n  • QxA15 <=> QxCAS_n  • QxA16 <=> QxRAS_n  Outputs of the register, valid after the specified clock count and			
Vref output	QBACT_n QVrefCA		immediately following a rising edge of the clock.  Output reference voltage for DRAM receivers			
Clock outputs	Y0_tY3_t, Y0_cY3_c	V <sub>DD</sub> /2 CMOS <sup>2</sup> differential	Redriven clock			
Reset output	QRST_n	CMOS <sup>2</sup>	Redriven reset. This is an asynchronous output. It is the responsibility of the DDR4RCD01 QRST_n to reset the DDR4 SDRAM on all DIMM topologies.			
Parity outputs	QAPAR QBPAR	CMOS <sup>2</sup>	Redriven parity <sup>3</sup>			
Error out	ALERT_n	(Open drain)	When LOW, this output indicates that a parity error was identified associated with the address and/or command inputs when parity checkin is enabled or that the ERROR_IN_n input was asserted, regardless of whether parity checking is enabled or not.			
20 p :	SDA	Open drain I/O	200			

See JEDEC RCD01 Specification (annotation added).

### Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 87 of 186 U.S. Patent No. 10.474.595: Claim 1

"wherein the module controller in the second mode is further configurable to provide information related to the one or more training sequences by driving the open drain output and the error edge connection to a first state or to a second state, one of the first state and the second state being a low logic level and the other one of the first state and the second state being a high impedance state."



JEDEC LRDIMM Specification (annotations added).

The Alert\_n signal provides information related to the one or more training sequences. For example, while in Clock-to-CA training mode, the IDT 4RCD0124KC0 RCD ORs all enabled Dn inputs from the memory controller and then outputs the result of that OR operation to the memory controller via the Alert\_n pin. The module controller of the SK hynix Products drives the open drain output and the error edge connection to one of two states.

### Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 88 of 186 U.S. Patent No. 10.474.595: Claim 1

"wherein the module controller in the second mode is further configurable to provide information related to the one or more training sequences by driving the open drain output and the error edge connection to a first state or to a second state, one of the first state and the second state being a low logic level and the other one of the first state and the second state being a high impedance state."

#### 2.12 CA Bus Training Modes

The DDR4RCD01 supports several training modes (selected in Table 35, "RC0C: Training Control Word") in order to assist the memory controller in aligning the incoming command/address and control signals optimally to the input clock signal CK\_t/CK\_t. These training modes are only available if a non-zero latency adder has been selected.

In Clock-to-CA training mode the DDR4RCD01 ORs all enabled Dn inputs every other cycle together and loops back the result to the ALERT\_n output pin. In this mode, the DPAR input is sampled at the same time as the other Dn inputs. The ALERT\_n latency relative to the DQn inputs is the same 3 cycles as in the normal parity mode. During any of the CA bus training modes, QCA/QxCKEn and QxODTn hold their previous values and parity checking is disabled.

The memory controller can use the Clock-to-CA training mode and feedback from the DDR4RCD01 to adjust the CK\_t-CK\_c to Dn relationship analogous to the write leveling sequence which adjusts the DQS-DQS\_n to CK\_t-CK\_c relationship. The memory controller writes consecutive sequences of all '1's and all '0's on the CA bus and pulls in the Dn timing until the DDR4RCD01 samples all Dn inputs as 0, which is indicated with the LOW assertion of ALERT\_n. This position indicates the start position of a cumulative CA bus "eye opening". The memory controller advances the clock position or pulls in the Dn timing until the DDR4RCD01 samples at least one input as '1', which is indicated by ALERT\_n remaining high three cycles after the last command. This position indicates the end position of a cumulative CA bus "eye opening". The memory controller can now position either the clock phase or the Dn input timing so that the clock edge is in the middle of this "eye opening" to achieve equal amounts of setup and hold time relative to the clock edge.


Figure 22 shows three sampling phase positions where the loopback ALERT\_n pin transmits either a consistent 0 output, a randomly toggling 1/0 output or a consistent 1 output, indicating sampling positions at the LOW time, the transition time or the HIGH time of the inputs, respectively.

The memory controller can use the DCS0\_n, DCS1\_n, DCKE0, DCKE1, DODT0 and DODT0 loop back modes in similar fashion. In each of these modes a single input signal is looped back to the ALERT\_n output and the memory controller can determine the optimal clock position for each of the control signals that are used for a particular DIMM. Once the optimal clock position for all CMD/ADDR and control inputs has been established, the memory controller can determine the best clock position for the whole set of input signals or potentially move the timing of individual control signals around to increase either setup or hold margins relative to the clock edge.

See JEDEC RCD01 Specification (annotations added).

### Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 89 of 186 U.S. Patent No. 10.474.595: Claim 1

"wherein the module controller in the second mode is further configurable to provide information related to the one or more training sequences by driving the open drain output and the error edge connection to a first state or to a second state, one of the first state and the second state being a low logic level and the other one of the first state and the second state being a high impedance state."



10. A memory module operable with a memory controller of a host system, comprising:

The SK hynix Products are memory modules operable with a memory controller of a host system.

For example, the SK hynix Products are DDR4 load reduced dual in-line memory modules ("LRDIMM").



(Exemplary Photo of SK Hynix HMA84GL7AMR4N-UHTE).



288pin DDR4 SDRAM Load Reduced DIMM

# DDR4 SDRAM Load Reduced DIMM Based on 4Gb A-die

HMA42GL7AFR4N HMA84GL7AMR4N

SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet, at 1.



### Description

SK hynix Load Reduced DDR4 SDRAM DIMMs are low power, high-speed operation memory modules that use DDR4 SDRAM devices. These Load Reduced DIMMs are intended for use as main memory when installed in systems such as servers and workstations.

#### **Features**

- 288 pin Load Reduced DDR4 DRAM Dual In-Line Memory Modules
- · Buffer performance by LRDIMM presenting less load to system

SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 3 (annotation added).

JEDEC Standard No. 21C Page 4.20.27-1

4.20.27 - 288-Pin, 1.2 V (VDD), PC4-1600/PC4-1866/PC4-2133/PC4-2400/ PC4-2666/PC4-3200 DDR4 SDRAM Load Reduced DIMM Design Specification

### DDR4 SDRAM Load Reduced DIMM Design Specification

Revision 1.00

August 2015

JEDEC LRDIMM Specification.


JEDEC Standard No. 21C Page 4.20.27-5

### 1 Product Description

This specification defines the electrical and mechanical requirements for 288-pin, 1.2 Volt (VDD), Load Reduced, Double Data Rate, Synchronous DRAM Dual In-Line Memory Modules (DDR4 SDRAM LRDIMMs). These DDR4 Load Reduced DIMMs (LRDIMMs) are intended for use as main memory when installed in PCs.

JEDEC LRDIMM Specification (annotation added).

The SK hynix HMA84GL7AMR4N-UHTE is manufactured according to JEDEC specifications:



See SKH DDR4 Module Label Info at 3.

(6)	Module Type	U : 288pin Unbuffered DIMM R : 288pin Registered DIMM S : 260 pin Unbuffered SO-DIMM L : 288pin LRDIMM N : 288pin NVDIMM
(7)	Gerber Revision	JEDEC Reference design file used for this design
(8)	SPD Revision	JEDEC SPD Revision Encoding and Additions level

See SKH DDR4 Module Label Info at 3.

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 93 of 186 U.S. Patent No. 10,474,595: Claim 10

"10. A memory module operable with a memory controller of a host system, comprising:"



(Exemplary Photo of SK Hynix HMA84GL7AMR4N-UHTE).

DDR4 Load Reduced DIMM Design File							
Raw Card	Applicable Design File	Applicable BOM					
D0	PC4-LRDIMM_V050_RC_D0_20130828.brd	PC4-LRDIMM_V050_RC_D0_20130828_BOM.xlsx					
D1	PC4-LRDIMM_V070_RC_D1_20141106.brd	PC4-LRDIMM_V070_RC_D1_20141106_BOM.xlsx					
D2	PC4-LRDIMM_RC_D2_R050_V200_20160229.brd	PC4-LRDIMM_RC_D2_R050_V200_20160229_BOM.xls					

See JEDEC Annex D - Raw Card D at 1.

The SK hynix Products are intended for use as main memory in systems such as servers and workstations.

JEDEC Standard No. 21C Page 4.20.27-5

### 1 Product Description

This specification defines the electrical and mechanical requirements for 288-pin, 1.2 Volt (VDD), Load Reduced, Double Data Rate, Synchronous DRAM Dual In-Line Memory Modules (DDR4 SDRAM LRDIMMs). These DDR4 Load Reduced DIMMs (LRDIMMs) are intended for use as main memory when installed in PCs.

JEDEC LRDIMM Specification (annotation added).




### **Description**

SK hynix Load Reduced DDR4 SDRAM DIMMs are low power, high-speed operation memory modules that use DDR4 SDRAM devices. These Load Reduced DIMMs are intended for use as main memory when installed in systems such as servers and workstations.

SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 3 (annotations added).

The SK hynix Products are operable with a memory controller of a host system. For example, the SK hynix Products include a printed circuit board (PCB) for communicating signals between (e.g., to/from) the memory module and the memory controller of a host system.




JEDEC LRDIMM Specification.

For example, the SK hynix Products contain contacts for connecting to a memory controller of a computer system.



(Exemplary Photo of SK Hynix HMA84GL7AMR4N-UHTE)




SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 65 (annotations added).

For example, the SK hynix include a JEDEC RCD01 compliant register clock driver ("RCD") that is operable with a memory controller of a host system.

Some modules have lower current requirements. Any specific module must meet the SDRAM, DDR4RCD01, and DDR4DB01 voltage requirements for its worst case supply currents.

See, e.g., JEDEC LRDIMM Specification (annotation added).



SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 65 (annotations added).

Specifically, the SK hynix Products contain a IDT 4RCD0124KC0 RCD.



(Exemplary Photo of SK Hynix HMA84GL7AMR4N-UHTE).



(Exemplary Photo of SK Hynix HMA84GL7AMR4N-UHTE).

The IDT 4RCD0124KC0 RCD is JEDEC Compliant.

Features

JEDEC Compliant RCD

See 4RCD0124K DDR4 Register Clock Driver Webpage at 1.

### **BENEFITS**

 All devices are JEDEC® compliant and meet stringent requirements for reliability and application compliance


IDT Leader in Server Memory Chipsets at 1.

The SK hynix Products further comply with the JEDEC SDRAM Standard, JESD79-4.

"10. A memory module operable with a memory controller of a host system, comprising:" JEDEC STANDARD DDR4 SDRAM JESD79-4A (Revision of JESD79-4, September 2012) JEDEC DDR4 SDRAM Specification (annotations added). See also SKH DDR4 Device Operation at 1. The RCD is operatively coupled to the memory controller of the host system.

# Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 99 of 186 U.S. Patent No. 10,474,595: Claim 10

"10. A memory module operable with a memory controller of a host system, comprising:"



## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 100 of 186

"a printed circuit board having edge connections that fit into a corresponding slot of the host system so as to be in electrical communication with the memory controller, the edge connections including first edge connections via which the memory module receives or outputs data signals, second edge connections via which the memory module receives address and control signals, and an error edge connection in addition to the first edge connections and the second edge connections;"

a printed circuit board having edge connections that fit into a corresponding slot of the host system so as to be in electrical communication with the memory controller, the edge connections including first edge connections via which the memory module receives or outputs data signals, second edge connections via which the memory module receives address and control signals, and an error edge connection in addition to the first edge connections and the second edge connections;

The SK hynix Products include a printed circuit board having edge connections that fit into a corresponding slot of the host system so as to be in electrical communication with the memory controller, the edge connections including via which the memory module receives or outputs data signals, second edge connections via which the memory module receives address and control signals, and an error edge connection in addition to the first edge connections and the second edge connections.

The SK hynix Products include a printed circuit board (PCB) having edge connections that fit into a corresponding slot of the host system so as to be in electrical communication with the memory controller.

For example, the PCB of the SK hynix Products is configured to fit into a corresponding slot of the host system.



### Description

SK hynix Load Reduced DDR4 SDRAM DIMMs are low power, high-speed operation memory modules that use DDR4 SDRAM devices. These Load Reduced DIMMs are intended for use as main memory when installed in systems such as servers and workstations.

SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 3 (annotation added).

JEDEC Standard No. 21C Page 4.20.27-5

#### 1 Product Description


This specification defines the electrical and mechanical requirements for 288-pin, 1.2 Volt (VDD), Load Reduced, Double Data Rate, Synchronous DRAM Dual In-Line Memory Modules (DDR4 SDRAM LRDIMMs). These DDR4 Load Reduced DIMMs (LRDIMMs) are intended for use as main memory when installed in PCs.

JEDEC LRDIMM Specification (annotation added).

For example, as illustrated in the figures below, the SK hynix Products include a printed circuit board (PCB) having edge connections for communicating signals between (e.g., to/from) the memory module and the memory controller of the host system, e.g., electrical communication between the memory module and the memory controller.

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 101 of 186

"a printed circuit board having edge connections that fit into a corresponding slot of the host system so as to be in electrical communication with the memory controller, the edge connections including first edge connections via which the memory module receives or outputs data signals, second edge connections via which the memory module receives address and control signals, and an error edge connection in addition to the first edge connections and the second edge connections;"



### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 102 of 186 U.S. Patent No. 10,474,595: Claim 10

"a printed circuit board having edge connections that fit into a corresponding slot of the host system so as to be in electrical communication with the memory controller, the edge connections including first edge connections via which the memory module receives or outputs data signals, second edge connections via which the memory module receives address and control signals, and an error edge connection in addition to the first edge connections and the second edge connections;"

JEDEC LRDIMM Specification (annotations added).


For example, the SK hynix Products contain contacts (e.g., edge connections) for connecting to a memory controller of a computer system.



(Exemplary Photo of SK Hynix HMA84GL7AMR4N-UHTE)

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 103 of 186

"a printed circuit board having edge connections that fit into a corresponding slot of the host system so as to be in electrical communication with the memory controller, the edge connections including first edge connections via which the memory module receives or outputs data signals, second edge connections via which the memory module receives address and control signals, and an error edge connection in addition to the first edge connections and the second edge connections;"



The edge connections of the SK hynix Products include a first edge connections, second edge connections, and an error edge connection in addition to the first edge connections and the second edge connections.

# Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 104 of 186

"a printed circuit board having edge connections that fit into a corresponding slot of the host system so as to be in electrical communication with the memory controller, the edge connections including first edge connections via which the memory module receives or outputs data signals, second edge connections via which the memory module receives address and control signals, and an error edge connection in addition to the first edge connections and the second edge connections;"

		nnections;		
	JEDEC Standard No. 21C Page 4.20.27-10			
	Table 5 — DDR4	288 Pin LRDIMM F	Pin Wiring Assignm	ents
	Front Side Pin	Pin Back side	Front Side	Pin Pin Back side
	Pin Label	Pin Label	Pin Label	Pin Label
	72 V, NC 1			74 218 CK1_t
	100000000000000000000000000000000000000	146 VREFCA		75 219 CK1_c
	DQ4 3 VSS 4			76 220 VDD
	The state of the s		VII	77 221 VTT
	DQ0 5 VSS 6			KEY
	A STATE OF THE STA		EVENT -	78 222 PARITY
	TDQS9_t, DQS9_t, DM0_n, D810_n, NC 7  TDQS9_c DQS9_c, NC 8		20 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	79 223 VDD
		153 DQS0_t		80 224 BA1
	DQ6 10			81 225 A10/AP
	VSS 11			82 226 VDD
	DQ2 12		1 to	83 227 RFU
	VSS 13			84 228 WE_n/A14
	DQ12 14	Landau Control Control		85 229 VDD
	VSS 15	Market State Control of the Control	CAS_n/A15	86 230 NC SAVE #
	DQ8 16	160 VSS		87 231 VDD
See, e.g. JEDEC LR	DIMM Specification (showing			070 0007
	BG0 63 2	ALCOHOL STATE OF THE STATE OF T	11222	134 278 DQS7_t 135 279 VSS
	A12/BC_n 65	208 ALERT_n		136 280 DQ63
	AIZBU_N 65	LUG VUU		130 200 0403
	AD SE	210 611	5.5390	137 391 VEC
	A9 66 2		DQ58	137 281 VSS
	VDD 67	211 A7	DQ58 VSS	138 282 DQ59
	VDD 67 2 A8 68 2	211 A7 212 VDD	DQ58 VSS SA0	138 282 DQ59 139 283 VSS
	VDD 67 : A8 68 : A6 69 :	211 A7 212 VDD 213 A5	DQ58 VSS SA0 SA1	138 282 DQ59 139 283 VSS 140 284 VDDSPD
	VDD 67 : A8 68 : A6 69 : VDD 70 :	211 A7 212 VDD 213 A5 214 A4	DQ58 VSS SA0 SA1 SCL	138 282 DQ59 139 283 VSS 140 284 VDDSPD 141 285 SDA
	VDD 67 : A8 68 : A6 69 : VDD 70 : A3 71 :	211 A7 212 VDD 213 A5 214 A4 215 VDD	DQ58 VSS SA0 SA1 SCL VPP	138 282 DQ59 139 283 VSS 140 284 VDDSPD
	VDD 67 : A8 68 : A6 69 : VDD 70 :	211 A7 212 VDD 213 A5 214 A4 215 VDD 216 A2	DQ58 VSS SA0 SA1 SCL VPP	138 282 DQ59 139 283 VSS 140 284 VDDSPD 141 285 SDA 142 286 VPP

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 105 of 186

"a printed circuit board having edge connections that fit into a corresponding slot of the host system so as to be in electrical communication with the memory controller, the edge connections including first edge connections via which the memory module receives or outputs data signals, second edge connections via which the memory module receives address and control signals, and an error edge connection in addition to the first edge connections and the second edge connections;"

SK	hynix

Pin	Front Side Pin Label	Pin	Back Side Pin Label	Pin	Front Side Pin Label	Pin	Back Side Pin Label
39	VSS	183	DQ25	110	DQS14_t	254	VSS
40	DQS12_t	184	VSS	111	DQS14_c	255	DQS5_c
41	DQS12_c	185	DQS3_c	112	VSS	256	DQS5_t
42	VSS	186	DQS3_t	113	DQ46	257	VSS
43	DQ30	187	VSS	114	VSS	258	DQ47
44	VSS	188	DQ31	115	DQ42	259	VSS
45	DQ26	189	VSS	116	VSS	260	DQ43
46	VSS	190	DQ27	117	DQ52	261	VSS
47	CB4	191	VSS	118	VSS	262	DQ53
48	VSS	192	CB5	119	DQ48	263	VSS
49	CB0	193	VSS	120	VSS	264	DQ49
50	VSS	194	CB1	121	DQS15_t	265	VSS
51	DQS17_t	195	VSS	122	DQS15_c	266	DQS6_c
52	DQS17_c	196	DQS8_c	123	VSS	267	DQS6_t
53	VSS	197	DQS8_t	124	DQ54	268	VSS
54	CB6	198	VSS	125	VSS	269	DQ55
55	VSS	199	CB7	126	DQ50	270	VSS
56	CB2	200	VSS	127	VSS	271	DQ51
57	VSS	201	CB3	128	DQ60	272	VSS
58	RESET_n	202	VSS	129	VSS	273	DQ61
59	VDD	203	CKE1	130	DQ56	274	VSS
60	CKE0	204	VDD	131	VSS	275	DQ57
61	VDD	205	RFU	132	DQS16_t	276	VSS
62	ACT_n	206	VDD	133	DQS16_c	277	DQS7_c
63	BG0	207	BG1	134	VSS	278	DQS7_t
64	VDD	208	ALERT_n	135	DQ62	279	VSS
65	A12/BC_n	209	VDD	136	VSS	280	DQ63
66	A9	210	A11	137	DQ58	281	VSS
67	VDD	211	A7	138	VSS	282	DQ59
68	A8	213	VDD	139	SA0	283	VSS
69	A6	214	A5	140	SA1	284	VDDSPD
70	VDD	215	A4	141	SCL	285	SDA
71	A3	215	VDD	142	VPP	286	VPP
72	A1	216	A2	143	VPP	287	VPP
73	VDD	217	VDD	144	RFU	288	VPP

SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 10 (showing separate pin connections for data, address, control, and ALERT\_n).

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 106 of 186 U.S. Patent No. 10,474,595: Claim 10

"a printed circuit board having edge connections that fit into a corresponding slot of the host system so as to be in electrical communication with the memory controller, the edge connections including first edge connections via which the memory module receives or outputs data signals, second edge connections via which the memory module receives address and control signals, and an error edge connection in addition to the first edge connections and the second edge connections;"

For example, the SK hynix Products include first edge connections for communicating data signals between the memory module and the memory controller of the host system. For example, the SK hynix Products include the following input/output pins:

	Table 3 — Pin	Definition	
Pin Name	Description	Pin Name	Description
A0-A17 <sup>1</sup>	SDRAM address bus	SCL	I <sup>2</sup> C serial bus clock for SPD-TSE
BA0, BA1	SDRAM bank select	SDA	I <sup>2</sup> C serial bus data line for SPD-TSE
BG0, BG1	SDRAM bank group select	SA0-SA2	I <sup>2</sup> C slave address select for SPD-TSE
RAS_n <sup>2</sup>	SDRAM row address strobe	PAR	SDRAM parity input
CAS_n <sup>3</sup>	SDRAM column address strobe	VDD	SDRAM core power supply
WE_n <sup>4</sup>	SDRAM write enable		
CS0_n, CS1_n, CS2_n, CS3_n	DIMM Rank Select Lines	C0, C1, C2	Chip ID lines for 3DS SDRAMs
CKE0, CKE1	SDRAM clock enable lines	VREFCA	SDRAM command/address reference supply
ODT0, ODT1	SDRAM on-die termination control lines	VSS	Power supply return (ground)
ACT_n	SDRAM activate	VDDSPD	Serial SPD-TSE positive power supply
DQ0-DQ63	DIMM memory data bus	ALERT_n	SDRAM alert_n
CB0-CB7	DIMM ECC check bits	VPP	SDRAM Supply
TDQS9_t-TDQS17_t TDQS9_c-TDQS17_c	Dummy loads. Not used on LRDIMMs		
DQS0_t-DQS17_t	SDRAM data strobes (positive line of differential pair)	12 V	Optional power Supply on socket but not used on LRDIMM
DOS0_c=DOS17_c	SDRAM data strobes	RESET n	Set DRAMs to a Known State

	Data Input/ Output: Bi-directional data bus. If CRC is enabled via Mode register, then CRC code is added at the end of Data Burst. Any DQ from DQ0-DQ3 may indicate the internal Vref level during test via Mode Register Setting MR4 A4=High. Refer to vendor-specific data sheets to determine which DQ is used.
--	--

DQS0_t-DQS17_t, DQS0_c-DQS17_c	Output	Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. The data strobe DQS_t is paired with differential signals DQS_c, respectively, to provide differential pair signaling to the system during reads and writes. DDR4 SDRAM supports differential data strobe only and does not support single-ended.

### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 107 of 186

"a printed circuit board having edge connections that fit into a corresponding slot of the host system so as to be in electrical communication with the memory controller, the edge connections including first edge connections via which the memory module receives or outputs data signals, second edge connections via which the memory module receives address and control signals, and an error edge connection in addition to the first edge connections and the second edge connections;"

JEDEC LRDIMM Specification (annotations added). *See also* SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 5, 7.

The DQ and DQS signals are used to communicate data signals between the memory module and the memory controller of the host system.


JEDEC Standard No. 21C Page 4.20.27-17

### 6 DIMM Design Details

#### 6.1 Signal Groups

This specification categorizes DDR4 SDRAM timing-critical signals into seven groups. Figure 3 summarizes the signals contained in each group. All signal groups, except Data, implement a fly-by topology. The signal groups are:

- DQ and DQS signals connector to Data Buffer (DB)
- 2. DQ and DQS signals DB to SDRAM



## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 108 of 186

"a printed circuit board having edge connections that fit into a corresponding slot of the host system so as to be in electrical communication with the memory controller, the edge connections including first edge connections via which the memory module receives or outputs data signals, second edge connections via which the memory module receives address and control signals, and an error edge connection in addition to the first edge connections and the second edge connections;"

JEDEC LRDIMM Specification (annotations added).


Read and write operation to the DDR4 SDRAM are burst oriented, start at a selected location, and continue for a burst length of eight or a 'chopped' burst of four in a programmed sequence. Operation begins with the registration of an ACTIVATE Command, which is then followed by a Read or Write command. The address bits registered coincident with the ACTIVATE Command are used to select the bank and row to be activated (BG0-BG1 in x4/8 and BG0 in x16 select the bankgroup; BA0-BA1 select the bank; A0-A17 select the row; refer to "DDR4 SDRAM Addressing" on Section 2.7 for specific requirements). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst operation, determine if the auto precharge command is to be issued (via A10), and select BC4 or BL8 mode 'on the fly' (via A12) if enabled in the mode register.

JEDEC DDR4 SDRAM Specification (annotations added). *See also* SKH DDR4 Device Operation at 7.

Symbol	Туре	Function
DQ	Input / Output	Data Input/ Output: Bi-directional data bus. If CRC is enabled via Mode register then CRC code is added at the end of Data Burst. Any DQ from DQ0~DQ3 may indicate the internal Vref level during test via Mode Register Setting MR4A4=High. Refer to vendor specific data sheets to determine which DQ is used.
DQS_t, DQS_c, DQSU_t, DQSU_c, DQSL_t, DQSL_c	Input / Output	Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. For the x16, DQSL corresponds to the data on DQL0-DQL7; DQSU corresponds to the data on DQU0-DQU7. The data strobe DQS_t, DQSL_t and DQSU_t are paired with differential signals DQS_c, DQSL_c, and DQSU_c, respectively, to provide differential pair signaling to the system during reads and writes. DDR4 SDRAM supports differential data strobe only and does not support single-ended.


JEDEC DDR4 SDRAM Specification (annotations added). See also SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 7.

#### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 109 of 186



#### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 110 of 186

"a printed circuit board having edge connections that fit into a corresponding slot of the host system so as to be in electrical communication with the memory controller, the edge connections including first edge connections via which the memory module receives or outputs data signals, second edge connections via which the memory module receives address and control signals, and an error edge connection in addition to the first edge connections and the second edge connections;"



See, e.g., JEDEC DDR4 SDRAM Specification. See also JEDEC DDR4 SDRAM Specification. See also SKH DDR4 Device Operation at 126, 94-144.

The SK hynix Products also include second edge connections for communicating address and control signals from the memory controller of the host system. For example, the SK hynix Products include the following input pins:


A0 - A17 Input	Address Inputs: Provide the row address for ACTIVATE Commands and the column address for Read/Write commands to select one location out of the memory array in the respective bank. A10/AP, A12/BC_n, RAS_n/A16, CAS_n/A15, and WE_n/A14 have additional functions. See other rows. The address inputs also provide the op-code during Mode Register Set commands. A17 is only defined for 16 Gb x4 SDRAM configurations.
----------------	---

# Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 111 of 186

PAS DATE	CS0_n, CS1_n CS2_n, CS3_n	Chip Select: All commands are masked when CS_n is registered HIGH. CS_n provides for external Rank selection. CS_n is considered part of the command code.
	CAS_n/A15,	

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 112 of 186


"a printed circuit board having edge connections that fit into a corresponding slot of the host system so as to be in electrical communication with the memory controller, the edge connections including first edge connections via which the memory module receives or outputs data signals, second edge connections via which the memory module receives address and control signals, and an error edge connection in addition to the first edge connections and the second edge connections;"



See JEDEC RCD01 Specification.

The PCB further includes an error edge connection in addition to the first set of edge connections and the second set of edge connections. For example, the SK hynix Products include the ALERT\_n pin.

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 113 of 186



## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 114 of 186

Pin Name	Description	Pin Name	Description
A0-A17 <sup>1</sup>	SDRAM address bus	SCL	I <sup>2</sup> C serial bus clock for SPD-TSE
BAO, BA1	SDRAM bank select	SDA	I <sup>2</sup> C serial bus data line for SPD-TSE
BG0, BG1	SDRAM bank group select	SA0-SA2	I <sup>2</sup> C slave address select for SPD-TSE
RAS_n <sup>2</sup>	SDRAM row address strobe	PAR	SDRAM parity input
CAS_n3	SDRAM column address strobe	VDD	SDRAM core power supply
WE_n <sup>4</sup>	SDRAM write enable		
CS0_n, CS1_n, CS2_n, CS3_n	DIMM Rank Select Lines	C0, C1, C2	Chip ID lines for 3DS SDRAMs
CKE0, CKE1	SDRAM clock enable lines	VREFCA	SDRAM command/address reference suppl
ODT0, ODT1	), ODT1 SDRAM on-die termination control lines		Power supply return (ground)
ACT_n	ACT_n SDRAM activate		Serial SPD-TSE positive power supply
DQ0-DQ63	DQ0-DQ63 DIMM memory data bus		SDRAM alert_n
CB0-CB7	DIMM ECC check bits	VPP	SDRAM Supply
TDQS9_t-TDQS17_t TDQS9_c-TDQS17_c			
DQS0_t-DQS17_t SDRAM data strobes (positive line of differential pair)		12 V	Optional power Supply on socket but not used on LRDIMM
DQS0_c-DQS17_c	DQS0_c-DQS17_c SDRAM data strobes (negative line of differential pair)		Set DRAMs to a Known State
DBI0_n-DBI8_n	Data Bus Inversion. Not used on LRDIMMs.	EVENT_n	SPD-TSE signals a thermal event has occurred.
DM0_n-DM8_n	Data Mask. Not used on LRDIMMs		
CK0_t, CK1_t	SDRAM clocks (positive line of differential pair)	VTT	SDRAM I/O termination supply
CK0_c, CK1_c	SDRAM clocks (negative line of differential pair)	RFU	Reserved for future use

# Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 115 of 186

	ALE		Alert: It has multi functions such as CRC error flag, Command and Address Parity error flag as Output signal. If there is an error in the CRC, then ALERT_n goes LOW for the period time interval and goes back HIGH. If there is an error in the Command Address Parity Check, then ALERT_n goes LOW for a relatively long period until the ongoing DRAM internal recovery transaction is complete. During Connectivity Test mode, this pin functions as an input. Whether ALERT_n is used or not is system dependent.
--	-----	--	---

# Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 116 of 186 U.S. Patent No. 10,474,595: Claim 10

"a printed circuit board having edge connections that fit into a corresponding slot of the host system so as to be in electrical communication with the memory controller, the edge connections including first edge connections via which the memory module receives or outputs data signals, second edge connections via which the memory module receives address and control signals, and an error edge connection in addition to the first edge connections and the second edge connections;"

Front Side Pin Label	Pin	Pin	Back s <b>ide</b> Pin Label	Front Side Pin Label	Pin	Pin	Back side Pin Label
7DQS12_0, DQS12_0, NC	41	185	DQS3_c	vss	112	256	DQ85_t
VSS	42	186	DQS3_f	DQ.46	113	257	VSS
DQ30	43	187	VSS	vss	114	258	DQ47
VSS	44	188	DQ31	DQ42	115	259	VSS
DQ26	45	189	VSS	vss	116	260	DQ43
VSS	46	190	DQ27	DQ52	117	261	VSS
CB4, NC	47	191	VSS	Vss	118	262	DQ53
VSS	48	192	CB5 NC	DQ48	119	263	VSS
CB0, NC	49	193	VSS				DQ49
VSS	50	194	CB1. NC	TDQS15_t_DQS15_t_DM6_n, NC	121	265	VSS
TDGS17_I, DQS17_t, DM8_II, DBI8_II, NC	51	195	vss	TDQ\$15_c, DQ\$15_c, MC	122	266	DQ\$6_c
TDQS17_c, DQS17_c, NC	52	196	DQS8_c	VSS	123	267	DQS6_t
VSS	53	197	DQS8_t	DQ54	124	268	VSS
CB6 NC	54	198	VSS	VSS	125	269	DQ55
VSS	55	199	CB7, NC	DQ50	126	270	VSS
CB2, NC	56	200	VSS	VSS	127	271	DQ51
vss	57	201	CB3, NC	DQ60	128	272	VSS
RESET_n	58	202	VSS	VSS	129	273	DQ61
VDD	59	203	CKE1	DQ56	130	274	VSS
CKEO	60	204	VDD	VSS	131	275	DQ57
VDD	61	205	RFU	TDQS16_t, DQS16_t, DM7_n, DBI7_n, NC	132	276	VSS
ACT_n	62	206	VDD	TOQ816_c, DQS16_c, NO	133	277	DQS7_c
BG0	63	207	BG1	VSS	134	278	DQ87_1
VDD	84	208	ALERT_n	DQ62	135	279	VSS
A12/BC_n	65	209	VDD	vss	136	280	DQ63
A9	66	210	A11	DQ58	137	281	VSS
VDD	67	211	A7	vss	138	282	DQ59
A8	68	212	VDD	SAO	139	283	VSS
A6	69	213	A5	SA1	140	284	VDDSPD
VDD	70	214	A4	SCL	141	285	SDA
A3	71	215	VDO	VPP	142	286	VPP
A1	72	218	A2	VPP	143	287	VPP
VDD	73	217	VDD	RFU	144	288	VPP

JEDEC LRDIMM Specification (annotations added) (showing Alert\_n at pin 208, separate and distinct from control, address, and data pins / edge connections).

"dynamic random access memory elements on the printed circuit board;"

dynamic random access memory elements on the printed circuit board; The SK hynix Products include dynamic random access memory elements on the printed circuit board.

For example, the SK hynix Product includes a plurality of JEDEC-compliant synchronous dynamic random access memories ("SDRAMs").

JEDEC Standard No. 21C Page 4.20.27-5

#### 1 Product Description


This specification defines the electrical and mechanical requirements for 288-pin, 1.2 Volt (VDD), Load Reduced, Double Data Rate, Synchronous DRAM Dual In-Line Memory Modules (DDR4 SDRAM LRDIMMs). These DDR4 Load Reduced DIMMs (LRDIMMs) are intended for use as main memory when installed in PCs.

Reference design examples are included that provide an initial basis for DDR4 LRDIMM designs. Modifications to these reference designs may be required to meet all system timing, signal integrity, and thermal requirements for PC4-1600, PC4-1866, PC4-2133, PC4-2400, PC4-2666, and PC4-3200 support. All DDR4 LRDIMM implementations must use simulations and lab verification to ensure proper timing requirements and signal integrity in the design.

An additional lower voltage of TBD is defined. PC4L is used to reference DIMMs capable of operation at this voltage level. The annex for each raw card will have specific entries to indicate DIMM operation at PC4 and PC4L voltage levels.


This specification follows the JEDEC standard DDR4 component specification (refer to JEDEC standard JESD79-4, at www.jedec.org).

See JEDEC LRDIMM Specification (annotations added).



See SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 14 (showing SDRAM devices D0, D18, D5, and D23).

"dynamic random access memory elements on the printed circuit board;"



See SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 51.


Specifically, the SK hynix HMA84GL7AMR4N-UHTE comprises 36 SDRAM components.



(Exemplary Photo of SK Hynix HMA84GL7AMR4N-UHTE) (front side).

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 119 of 186

"dynamic random access memory elements on the printed circuit board;"




(Exemplary Photo of SK Hynix HMA84GL7AMR4N-UHTE) (back side).



(Exemplary Photo of SK Hynix HMA84GL7AMR4N-UHTE) (SDRAM).


The SDRAM devices are JEDEC complaint.

"dynamic random access memory elements on the printed circuit board;"



# Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 121 of 186

"dynamic random access memory elements on the printed circuit board;"




JEDEC LRDIMM Specification (annotation added). *See also* SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 65.



(Exemplary Photo of SK Hynix HMA84GL7AMR4N-UHTE) (front side).

# Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 122 of 186

"dynamic random access memory elements on the printed circuit board;"



(Exemplary Photo of SK Hynix HMA84GL7AMR4N-UHTE) (back side).

#### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 123 of 186 U.S. Patent No. 10,474,595: Claim 10

"a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection and configurable to drive the open drain output from a first state to a second state and from the second state to the first state, one of the first state and the second state being a low logic level, and the other one of the first state and the second state being a high impedance state; and"


a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection and configurable to drive the open drain output from a first state to a second state and from the second state to the first state, one of the first state and the second state being a low logic level, and the other one of the first state and the second state being a high impedance state; and

The SK hynix Products include a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection. The module controller of the SK hynix Products is configurable to drive the open drain output from a first state to a second state and from the second state to the first state, one of the first state and the second state being a low logic level, and the other one of the first state and the second state being a high impedance state

The SK hynix Products comprise a module controller on the printed circuit board. For example, the SK hynix Products contain a JEDEC-compliant IDT 4RCD0124KC0 RCD on the printed circuit board.

Some modules have lower current requirements. Any specific module must meet the SDRAM, DDR4RCD01, and DDR4DB01 voltage requirements for its worst case supply currents.

See, e.g., JEDEC LRDIMM Specification (annotation added).



SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 65 (annotations added).

Specifically, the SK hynix Products contain a IDT 4RCD0124KC0 RCD.

#### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 124 of 186

"a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection and configurable to drive the open drain output from a first state to a second state and from the second state to the first state, one of the first state and the second state being a low logic level, and the other one of the first state and the second state being a high impedance state; and"



(Exemplary Photo of SK Hynix HMA84GL7AMR4N-UHTE).



(Exemplary Photo of SK Hynix HMA84GL7AMR4N-UHTE).

The IDT 4RCD0124KC0 RCD is JEDEC Compliant.

Features

JEDEC Compliant RCD

See 4RCD0124K DDR4 Register Clock Driver Webpage at 1.

#### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 125 of 186 U.S. Patent No. 10.474.595: Claim 10


"a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection and configurable to drive the open drain output from a first state to a second state and from the second state to the first state, one of the first state and the second state being a low logic level, and the other one of the first state and the second state being a high impedance state; and"

#### **BENEFITS**

 All devices are JEDEC® compliant and meet stringent requirements for reliability and application compliance


IDT Leader in Server Memory Chipsets at 1.

The SK hynix Products comprise a module controller coupled to the dynamic random access memory elements. For example, the IDT 4RCD0124KC0 RCD is coupled to the plurality of dynamic random access memory elements on the PCB.




JEDEC LRDIMM Specification.

# Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 126 of 186



## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 127 of 186



## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 128 of 186

"a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection and configurable to drive the open drain output from a first state to a second state and from the second state to the first state, one of the first state and the second state being a low logic level, and the other one of the first state and the second state being a high impedance state; and"

		Table 16 — To	erminal functions
Signal Group	Signal Name	Туре	Description
Input Control bus	DCKE0/1 DODT0/1	$ m CMOS^1~V_{REF}$ based	DRAM corresponding register function pins not associated with Chip Select.
	DCS0_nDCS1_n	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register Chip Select signals.
	DCS2_nDCS3_n	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register Chip Select signals. These pins initiate DRAM address/command decodes,.
	or		
	DC0DC1		Some of these have alternative functions:  • DCS2 n <=> DC0
			• DC\$3_n <=> DC1
	DC2	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register Chip ID 2 signal.
Input Address and Command bus	DA0DA13, DA17 DBA0DBA1, DBG0DBG1	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register inputs.
	DA14DA16	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register inputs.
	or DWE n, DCAS n,		In case of an ACT command some of these terminals have an alternative function:  DRAM corresponding register command signals.
	DRAS_n	l	DA14 <=> DWE_n     DA15 <=> DCAS_n
			• DA16 <=> DRAS_n
	DACT_n	$ m CMOS^1~V_{REF}$ based	DRAM corresponding register DACT_n signal.

See JEDEC RCD01 Specification (annotations added).

Output	QACKE0/1, QAODT0/ CMOS <sup>2</sup>	Register output CKE and ODT signals.
Control bus	l,	
	QBCKE0/1, QBODT0/1	
	QACS0_nQACS1_n, CMOS <sup>2</sup>	Register output Chip Select signals.
	QBCS0_nQBCS1_n	
	QACS2_nQACS3_n, CMOS2	Register output Chip Select signals. These pins initiate DRAM address
	QBCS2_nQBCS3_n	command decodes.
	or	
	QAC0QAC1,	Some of these have alternative functions:
	QBC0QBC1	<ul> <li>QxCS2_n &lt;-&gt; QxC0</li> </ul>
		<ul> <li>QxCS3_n &lt;=&gt; QxC1</li> </ul>
	QAC2, QBC2 CMOS <sup>2</sup>	Register output Chip ID2 signals.

See JEDEC RCD01 Specification.


## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 129 of 186

"a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection and configurable to drive the open drain output from a first state to a second state and from the second state to the first state, one of the first state and the second state being a low logic level, and the other one of the first state and the second state being a high impedance state; and"

Signal Group	Signal Name	Туре	Description
Output	QAA0QAA13,	CMOS <sup>2</sup>	Outputs of the register, valid after the specified clock count and
Address and	QAA17,		immediately following a rising edge of the clock.
Command bus	QBA0QBA13,		
	QBA17,		
	QABA0QABA1,		
	QBBA0QBBA1,		
	QAG0QAG1,		
	QBG0QBG1		
	QAA14QAA16,	CMOS <sup>2</sup>	Outputs of the register, valid after the specified clock count and
	QBA14QBA16		immediately following a rising edge of the clock.
	or		In case of an ACT command some of these terminals have an alternative
	or		function:
	QAWE_n, QACAS_n,		Register output command signals.
	QARAS_n,		<ul> <li>QxA14 &lt;=&gt; QxWE_n</li> </ul>
	QBWE_n, QBCAS_n,		<ul> <li>QxA15 &lt;=&gt; QxCAS_n</li> </ul>
	QBRAS_n		<ul> <li>QxA16 &lt;=&gt; QxRAS_n</li> </ul>
	QAACT_n,	CMOS <sup>2</sup>	Outputs of the register, valid after the specified clock count and
	QBACT n		immediately following a rising edge of the clock.


See JEDEC RCD01 Specification.

#### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 130 of 186



#### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 131 of 186

"a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection and configurable to drive the open drain output from a first state to a second state and from the second state to the first state, one of the first state and the second state being a low logic level, and the other one of the first state and the second state being a high impedance state; and"




SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 14.

The SK hynix Products comprise a module controller having an open drain output coupled to the error edge connection. For example, the JEDEC-complaint IDT 4RCD0124KC0 RCD contains an ALERT\_n pin, which is an open drain output coupled to the error edge connection of the PCB.

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 132 of 186

	Table 16 — Terminal functions						
Signal Group	Signal Name	Туре	Description				
Output	QAA0QAA13,	CMOS <sup>2</sup>	Outputs of the register, valid after the specified clock count and				
Address and	QAA17,	0.1100	immediately following a rising edge of the clock.				
Command bus	QBA0QBA13,						
	QBA17,						
	QABA0QABA1,						
	QBBA0QBBA1,						
	QAG0QAG1,						
	QBG0QBG1						
	QAA14QAA16,	CMOS <sup>2</sup>	Outputs of the register, valid after the specified clock count and				
	QBA14QBA16	CMOS	immediately following a rising edge of the clock.				
			In case of an ACT command some of these terminals have an alternative				
	or		function:				
	QAWE n, QACAS n		Register output command signals.				
	QARAS n	1	• QxA14 <=> QxWE n				
	QBWE n, QBCAS n		• QxA15 <=> QxCAS_n				
	QBRAS r	1	• QxA16 <=> QxRAS n				
	QAACT n,	CMOS <sup>2</sup>	Outputs of the register, valid after the specified clock count and				
	OBACT n	CMOS	immediately following a rising edge of the clock.				
Vref output	QVrefCA	$V_{\mathrm{DD}}/2$	Output reference voltage for DRAM receivers				
Clock outputs	Y0 tY3 t,	CMOS <sup>2</sup> differential	Redriven clock				
-	Y0 cY3 c						
Reset output	QRST_n	CMOS <sup>2</sup>	Redriven reset. This is an asynchronous output. It is the responsibility of				
			the DDR4RCD01 QRST_n to reset the DDR4 SDRAM on all DIMM				
			topologies.				
Parity outputs	QAPAR	CMOS <sup>2</sup>	Redriven parity <sup>3</sup>				
	QBPAR		,				
Error out	ALERT_n	Open drain	When LOW, this output indicates that a parity error was identified				
			associated with the address and/or command inputs when parity checking				
			is enabled or that the ERROR IN n input was asserted, regardless of				
			whether parity checking is enabled or not.				
(2c, p	SDA	Open drain I/O	120 D D.4-				

#### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 133 of 186



#### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 134 of 186

"a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection and configurable to drive the open drain output from a first state to a second state and from the second state to the first state, one of the first state and the second state being a low logic level, and the other one of the first state and the second state being a high impedance state; and"

3 Connec	Connector Pinout and Signal Description						
	Table 3 — Pi	n Definition					
Pin Name	Description	Pin Name	Description				
A0-A17 <sup>1</sup>	SDRAM address bus	SCL	I <sup>2</sup> C serial bus clock for SPD-TSE				
BA0, BA1	SDRAM bank select	SDA	I <sup>2</sup> C serial bus data line for SPD-TSE				
BG0, BG1	BG0, BG1 SDRAM bank group select		I <sup>2</sup> C slave address select for SPD-TSE				
RAS_n <sup>2</sup>	SDRAM row address strobe	PAR	SDRAM parity input				
CAS_n <sup>3</sup>	SDRAM column address strobe	VDD	SDRAM core power supply				
WE_n <sup>4</sup>	WE_n <sup>4</sup> SDRAM write enable						
CS0_n, CS1_n, CS2_n, CS3_n			Chip ID lines for 3DS SDRAMs				
CKE0, CKE1	KE0, CKE1 SDRAM clock enable lines		SDRAM command/address reference supply				
ODT0, ODT1	SDRAM on-die termination control lines	vss	Power supply return (ground)				
ACT_n	SDRAM activate	VDDSPD	Serial SPD-TSE positive power supply				
DQ0-DQ63	DIMM memory data bus	ALERT_n	SDRAM alert_n				
CB0_CB7	DIMM ECC check hits	VPP	SDRAM Supply				


JEDEC LRDIMM Specification (annotations added).

Alert: It has multi functions such as CRC error flag, Command and Address Parity error flag as Output signal. If there is an error in the CRC, then ALERT\_n goes LOW for the period time interval and goes back HIGH. If there is an error in the Command Address Parity Check, then ALERT\_n goes LOW for a relatively long period until the ongoing DRAM internal recovery transaction is complete. During Connectivity Test mode, this pin functions as an input. Whether ALERT\_n is used or not is system dependent.

JEDEC LRDIMM Specification (annotations added).

See also SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 5, 7.

#### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 135 of 186



#### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 136 of 186

"a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection and configurable to drive the open drain output from a first state to a second state and from the second state to the first state, one of the first state and the second state being a low logic level, and the other one of the first state and the second state being a high impedance state; and"

The module controller of the SK hynix Products is configurable to drive the open drain output from a first state to a second state and from the second state to the first state, one of the first state and the second state being a low logic level, and the other one of the first state and the second state being a high impedance state. For example, the SK hynix products are configured to drive the Alert\_n signal, from a HIGH state to a LOW state and from a LOW state to a HIGH state, while the memory module operates in the first mode (e.g., a normal mode of operation).

Connec	Connector Pinout and Signal Description								
	Table 3 — Pin Definition								
Pin Name	Description	Pin Name	Description						
A0-A17 <sup>1</sup>	SDRAM address bus	SCL	I <sup>2</sup> C serial bus clock for SPD-TSE						
BA0, BA1	SDRAM bank select	SDA	I <sup>2</sup> C serial bus data line for SPD-TSE						
BG0, BG1	SDRAM bank group select	SA0-SA2	I <sup>2</sup> C slave address select for SPD-TSE						
RAS_n <sup>2</sup>	SDRAM row address strobe	PAR	SDRAM parity input						
CAS_n <sup>3</sup>	CAS_n <sup>3</sup> SDRAM column address strobe		SDRAM core power supply						
WE_n <sup>4</sup>	SDRAM write enable								
CS0_n, CS1_n, CS2_n, CS3_n	DIMM Rank Select Lines	C0, C1, C2	Chip ID lines for 3DS SDRAMs						
CKE0, CKE1	SDRAM clock enable lines	VREFCA	SDRAM command/address reference supply						
ODT0, ODT1	70, ODT1 SDRAM on-die termination control lines		Power supply return (ground)						
ACT_n	SDRAM activate	VDDSPD	Serial SPD-TSE positive power supply						
DQ0-DQ63	DIMM memory data bus	ALERT_n	SDRAM alert_n						
CB0_CB7	DIMM ECC check hits	VPP	SDRAM Supply						

JEDEC LRDIMM Specification (annotations added).

Alert: It has multi functions such as CRC error flag, Command and Address Parity error flag as Output signal. If there is an error in the CRC, then ALERT\_n goes LOW for the period time interval and goes back HIGH. If there is an error in the Command Address Parity Check, then ALERT\_n goes LOW for a relatively long period until the ongoing DRAM internal recovery transaction is complete. During Connectivity Test mode, this pin functions as an input. Whether ALERT\_n is used or not is system dependent.

JEDEC LRDIMM Specification (annotations added).

See also SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 5, 7.

#### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 137 of 186

"a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection and configurable to drive the open drain output from a first state to a second state and from the second state to the first state, one of the first state and the second state being a low logic level, and the other one of the first state and the second state being a high impedance state; and"

After the DDR4RCD01 receives DPAR from the memory controller, it compares it with the data received on the CA inputs and indicates on its open-drain ALERT\_n pin (active LOW) whether a parity error has occurred. The computation only takes place for data which is qualified by at least one of the DCS[n:0]\_n signals being LOW.

The convention of parity is even parity, i.e., valid parity is defined as an even number of ones across the inputs used for parity computation combined with the parity signal. In other words the parity is chosen so that the total number of 1's in the transmitted signal, including the parity bit is even. The DIMM-dependent control signals (DCKE0, DCKE1, DCS0\_n .. DCS3\_n, DODT0 and DODT1) are not included in the parity check computations.

Even after a CA parity error has been registered, the device will still forward DCKEn and DODTn to the DRAMs, and the device will enter CKE power down mode depending on the DCKEn transitions.

If a parity error occurs and parity checking is enabled in RC0E, the DDR4 register sets the 'CA Parity Error Status' bit in RCFx to '1' and disables parity checking. ALERT\_n is asserted three input clocks after the erroneous command is registered. If the 'CA Parity Error Status' bit is '0', the DDR4 register logs the error by storing the erroneous command and address bits in the Error Log Register. ALERT\_n stays asserted LOW until a 'Clear CA Parity Error Status' command is sent if the 'ALERT\_n Assertion' bit in the Parity Control Word (RC0E) is '0'. In this case the erroneous command and all subsequent commands

See, e.g., JEDEC RCD01 Specification (annotations added).

#### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 138 of 186

"a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection and configurable to drive the open drain output from a first state to a second state and from the second state to the first state, one of the first state and the second state being a low logic level, and the other one of the first state and the second state being a high impedance state; and"

#### 2.18 Control Words

The device features a set of control words, which allow the optimization of the device properties for different raw card designs. DDR4RCD01 control word (RCW) writes appear like DRAM MRS commands to MR7 which are ignored by the DDR4 DRAM. Each RCW write generates an MRS command to the rank 0 DRAMs behind the register, unless there is a parity error when parity checking is enabled, in which case both the RCW write as well as the MRS command to the DRAM are blocked. The different control words and settings are described below. Any change to these control words require some time for the device to settle. For changes to the control word setting, except for RC02 (DA3) and RC0A/RC3x, the controller needs to wait t<sub>MRD</sub> after the last control word access, before further access to the DRAM can take place. For any changes to the clock timing (RC02: bit DA3, and RC0A/RC3x) this settling may take up to tSTAB time. All chip select inputs, DCS[n:0] n, must be kept HIGH during that time.

The DDR4RCD01 allocates decoding for up to 16 4-bit words of control bits (RC00 through RC0F) and up to 15 8-bit words of control bits. Selection of each word of 4-bit control bits is presented on inputs DA4 through DA12. Data to be written into the 4-bit configuration registers need to be presented on DA0.. DA3. Selection of each word of 8-bit control bits is presented on inputs DA8 through DA12. Data to be written into the 8-bit configuration registers need to be presented on DA0.. DA7. Bits DA[16:14] must be LOW and at least one DCKEn input must be HIGH for a valid access. If register CKE power down feature is disabled, DCKEn inputs are don't care (either HIGH or LOW), and are forwarded to the QxCKEn outputs. The DODT[1:0] inputs are also don't care (can be either HIGH or LOW), and are forwarded to the QxODT[1:0] outputs. Address and command parity is checked during control word write operations unless parity is disabled in the Parity Control Word. ALERT\_n is asserted and the command is ignored if a parity error is detected.

See JEDEC RCD01 Specification (annotations added).

Additionally, for example, the SK hynix Products are configured to drive the Alert\_n signal, from a HIGH state to a LOW state and from a LOW state to a HIGH state, while the memory module is in Clock-to-CA training mode, e.g., the second mode.

#### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 139 of 186

"a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection and configurable to drive the open drain output from a first state to a second state and from the second state to the first state, one of the first state and the second state being a low logic level, and the other one of the first state and the second state being a high impedance state; and"

#### 2.12 CA Bus Training Modes

The DDR4RCD01 supports several training modes (selected in Table 35, "RC0C: Training Control Word") in order to assist the memory controller in aligning the incoming command/address and control signals optimally to the input clock signal CK\_t/CK\_t. These training modes are only available if a non-zero latency adder has been selected.

In Clock-to-CA training mode the DDR4RCD01 ORs all enabled Dn inputs every other cycle together and loops back the result to the ALERT\_n output pin. In this mode, the DPAR input is sampled at the same time as the other Dn inputs. The ALERT\_n latency relative to the DQn inputs is the same 3 cycles as in the normal parity mode. During any of the CA bus training modes, QCA/QxCKEn and QxODTn hold their previous values and parity checking is disabled.


The memory controller can use the Clock-to-CA training mode and feedback from the DDR4RCD01 to adjust the CK\_t-CK\_c to Dn relationship analogous to the write leveling sequence which adjusts the DQS-DQS\_n to CK\_t-CK\_c relationship. The memory controller writes consecutive sequences of all '1's and all '0's on the CA bus and pulls in the Dn timing until the DDR4RCD01 samples all Dn inputs as 0, which is indicated with the LOW assertion of ALERT\_n. This position indicates the start position of a cumulative CA bus "eye opening". The memory controller advances the clock position or pulls in the Dn timing until the DDR4RCD01 samples at least one input as '1', which is indicated by ALERT\_n remaining high three cycles after the last command. This position indicates the end position of a cumulative CA bus "eye opening". The memory controller can now position either the clock phase or the Dn input timing so that the clock edge is in the middle of this "eye opening" to achieve equal amounts of setup and hold time relative to the clock edge.

Figure 22 shows three sampling phase positions where the loopback ALERT\_n pin transmits either a consistent 0 output, a randomly toggling 1/0 output or a consistent 1 output, indicating sampling positions at the LOW time, the transition time or the HIGH time of the inputs, respectively.

The memory controller can use the DCS0\_n, DCS1\_n, DCKE0, DCKE1, DODT0 and DODT0 loop back modes in similar fashion. In each of these modes a single input signal is looped back to the ALERT\_n output and the memory controller can determine the optimal clock position for each of the control signals that are used for a particular DIMM. Once the optimal clock position for all CMD/ADDR and control inputs has been established, the memory controller can determine the best clock position for the whole set of input signals or potentially move the timing of individual control signals around to increase either setup or hold margins relative to the clock edge.

See JEDEC RCD01 Specification (annotations added).

#### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 140 of 186



## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 141 of 186


"a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection and configurable to drive the open drain output from a first state to a second state and from the second state to the first state, one of the first state and the second state being a low logic level, and the other one of the first state and the second state being a high impedance state; and"

Table 16 — Terminal functions						
Signal Group	Signal Name	Type	Description			
Output Address and Command bus	QAA0QAA13, QAA17, QBA0QBA13, QBA17, QABA0QABA1, QBBA0QBBA1, QAG0QAG1,	CMOS <sup>2</sup>	Outputs of the register, valid after the specified clock count and immediately following a rising edge of the clock.			
	QBG0QBG1 QAA14QAA16, QBA14QBA16 or QAWE_n, QACAS_n QARAS_n QBWE_n, QBCAS_n QBRAS_r	,	Outputs of the register, valid after the specified clock count and immediately following a rising edge of the clock. In case of an ACT command some of these terminals have an alternative function:  Register output command signals.  • QxA14 <=> QxWE_n  • QxA15 <=> QxCAS_n  • QxA16 <=> QxRAS_n  Outputs of the register, valid after the specified clock count and			
Vref output	QBACT_n OVrefCA	$V_{ m DD}/2$	immediately following a rising edge of the clock.  Output reference voltage for DRAM receivers			
Clock outputs	Y0_tY3_t, Y0_cY3_c	CMOS <sup>2</sup> differential	Redriven clock			
Reset output	QRST_n	CMOS <sup>2</sup>	Redriven reset. This is an asynchronous output. It is the responsibility of the DDR4RCD01 QRST_n to reset the DDR4 SDRAM on all DIMM topologies.			
Parity outputs	QAPAR QBPAR	CMOS <sup>2</sup>	Redriven parity <sup>3</sup>			
Error out	ALERT_n	<mark>(Open drain</mark> )	When LOW, this output indicates that a parity error was identified associated with the address and/or command inputs when parity checking is enabled or that the ERROR_IN_n input was asserted, regardless of whether parity checking is enabled or not.			
2C. D	SDA	Open drain I/O	120 p p			

See JEDEC RCD01 Specification (annotation added).

#### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 142 of 186

"a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection and configurable to drive the open drain output from a first state to a second state and from the second state to the first state, one of the first state and the second state being a low logic level, and the other one of the first state and the second state being a high impedance state; and"



JEDEC LRDIMM Specification (annotations added).

The Alert\_n signal provides information related to the one or more training sequences. For example, while in Clock-to-CA training mode, the IDT 4RCD0124KC0 RCD ORs all enabled Dn inputs from the memory controller and then outputs the result of that OR operation to the memory controller via the Alert\_n pin. The module controller of the SK hynix Products drives the open drain output and the error edge connection to one of two states.

#### Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 143 of 186

"a module controller on the printed circuit board and coupled to the dynamic random access memory elements, the module controller having an open drain output coupled to the error edge connection and configurable to drive the open drain output from a first state to a second state and from the second state to the first state, one of the first state and the second state being a low logic level, and the other one of the first state and the second state being a high impedance state; and"

#### 2.12 CA Bus Training Modes

The DDR4RCD01 supports several training modes (selected in Table 35, "RC0C: Training Control Word") in order to assist the memory controller in aligning the incoming command/address and control signals optimally to the input clock signal CK\_t/CK\_t. These training modes are only available if a non-zero latency adder has been selected.

In Clock-to-CA training mode the DDR4RCD01 ORs all enabled Dn inputs every other cycle together and loops back the result to the ALERT\_n output pin. In this mode, the DPAR input is sampled at the same time as the other Dn inputs. The ALERT\_n latency relative to the DQn inputs is the same 3 cycles as in the normal parity mode. During any of the CA bus training modes, QCA/QxCKEn and QxODTn hold their previous values and parity checking is disabled.


The memory controller can use the Clock-to-CA training mode and feedback from the DDR4RCD01 to adjust the CK\_t-CK\_c to Dn relationship analogous to the write leveling sequence which adjusts the DQS-DQS\_n to CK\_t-CK\_c relationship. The memory controller writes consecutive sequences of all '1's and all '0's on the CA bus and pulls in the Dn timing until the DDR4RCD01 samples all Dn inputs as 0, which is indicated with the LOW assertion of ALERT\_n. This position indicates the start position of a cumulative CA bus "eye opening". The memory controller advances the clock position or pulls in the Dn timing until the DDR4RCD01 samples at least one input as '1', which is indicated by ALERT\_n remaining high three cycles after the last command. This position indicates the end position of a cumulative CA bus "eye opening". The memory controller can now position either the clock phase or the Dn input timing so that the clock edge is in the middle of this "eye opening" to achieve equal amounts of setup and hold time relative to the clock edge.

Figure 22 shows three sampling phase positions where the loopback ALERT\_n pin transmits either a consistent 0 output, a randomly toggling 1/0 output or a consistent 1 output, indicating sampling positions at the LOW time, the transition time or the HIGH time of the inputs, respectively.

The memory controller can use the DCS0\_n, DCS1\_n, DCKE0, DCKE1, DODT0 and DODT0 loop back modes in similar fashion. In each of these modes a single input signal is looped back to the ALERT\_n output and the memory controller can determine the optimal clock position for each of the control signals that are used for a particular DIMM. Once the optimal clock position for all CMD/ADDR and control inputs has been established, the memory controller can determine the best clock position for the whole set of input signals or potentially move the timing of individual control signals around to increase either setup or hold margins relative to the clock edge.

See JEDEC RCD01 Specification (annotations added).

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 144 of 186 U.S. Patent No. 10,474,595: Claim 10



## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 145 of 186 U.S. Patent No. 10.474,595: Claim 10

"wherein the memory module is operable in at least a first mode in which the memory module is configurable to perform one or more memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, and a second mode in which the memory module is not accessed by the memory controller for memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences without communicating data signals via the first edge connections"

wherein the memory module is operable in at least a first mode in which the memory module is configurable to perform one or more memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, and a second mode in which the memory module is not accessed by the memory controller for memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences without communicating data signals via the first edge connections

The SK hynix Products are operable in at least a first mode in which the memory module is configurable to perform one or more memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, and a second mode in which the memory module is not accessed by the memory controller for memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences without communicating data signals via the first edge connections.

For example, the SK hynix Product is configured to operate in a first mode, e.g., a normal operating mode (e.g., when the IDT 4RCD0124KC0 RCD's RC0C control word = x000), and in a second mode, e.g., Clock-to-CA training mode (e.g., when the IDT 4RCD0124KC0 RCD's RC0C control word = x000).

Set	ting (	DA[3	([0:	Definition	Encoding
X	0	()	0	Training mode selection	Normal operating mode
X	0	0	1		Clock-to-CA training mode <sup>1</sup>
X	0	1	0		DCS0_n loopback mode <sup>1</sup>
X	0	1	1		DCS1_n loopback mode <sup>1</sup>
X	1	0	0		DCKE0 loopback mode <sup>1</sup>
Х	1	0	1		DCKE1 loopback mode <sup>1</sup>
X	1	1	0		DODT0 loopback mode <sup>1</sup>
X	1	1	1		DODT1 loopback mode <sup>1</sup>
0	Х	X	X	Reserved	Reserved
1	X	X	X		Reserved

In these training modes the DDR4RCD01 samples the affected inputs every other clock cycle (to accommodate the host sending alternating '0' and '1' pattern on these signals).

See JEDEC RCD01 Specification (annotations added).

For example, the IDT 4RCD0124KC0 RCD is further configured to operate in a second mode, e.g., Clock-to-CA training mode (e.g., when RC0C control word = x001).

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 146 of 186 U.S. Patent No. 10.474.595: Claim 10

"wherein the memory module is operable in at least a first mode in which the memory module is configurable to perform one or more memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, and a second mode in which the memory module is not accessed by the memory controller for memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences without communicating data signals via the first edge connections"

				Table 35 — RC0C: Tra	aining Control Word	
Se	tting (	DA[3	:0])	Definition	Encoding	
X	0	0	0	Training mode selection	Normal operating mode	
X	0	0	1		Clock-to-CA training mode <sup>1</sup>	
X	0	1	0		DCS0_n loopback mode <sup>1</sup>	
X	0	1	1		DCS1_n loopback mode <sup>1</sup>	
X	1	0	0		DCKE0 loopback mode <sup>1</sup>	
X	1	0	1		DCKE1 loopback mode <sup>1</sup>	
X	1	1	0		DODT0 loopback mode <sup>1</sup>	
X	1	1	1		DODT1 loopback mode <sup>1</sup>	
0	X	X	Х	Reserved	Reserved	
1	X	X	X		Reserved	

In these training modes the DDR4RCD01 samples the affected inputs every other clock cycle (to accommodate the host sending alternating '0' and '1' pattern on these signals).

See JEDEC RCD01 Specification (annotations added).

The SK hynix Products are operable in a first mode (e.g., a normal operation mode) in which the memory module is configurable to perform one or more memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections.

	Table 35 — RC0C: Training Control Word						
Set	ting (	DA[3	:0])	Definition	Encoding		
Х	0	0	0	Training mode selection	Normal operating mode		
X	0	0	1		Clock-to-CA training mode <sup>1</sup>		
X	0	1	0		DCS0_n loopback mode1		
X	0	1	1		DCS1_n loopback mode <sup>1</sup>		
X	1	0	0		DCKE0 loopback mode <sup>1</sup>		
Х	1	0	1		DCKE1 loopback mode <sup>1</sup>		
X	1	1	0		DODT0 loopback mode <sup>1</sup>		
X	1	1	1		DODT1 loopback mode <sup>1</sup>		
0	Х	X	Х	Reserved	Reserved		
1	X	X	X		Reserved		

In these training modes the DDR4RCD01 samples the affected inputs every other clock cycle (to accommodate the host sending alternating '0' and '1' pattern on these signals).


See JEDEC RCD01 Specification (annotations added).

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 147 of 186

"wherein the memory module is operable in at least a first mode in which the memory module is configurable to perform one or more memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, and a second mode in which the memory module is not accessed by the memory controller for memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences without communicating data signals via the first edge connections"

The SK hynix Products are configured to perform one or more memory read or write operations by communicating data signals via the first edge connections in response to address and command signals received via the second edge connections.

For example, during the first mode (e.g., a normal mode of operation), the RCD receives address and control signals corresponding to read and write commands from the memory controller via the second edge connections. The RCD outputs corresponding address and control signals to the SDRAM devices, which cause the SDRAM devices to execute read and write operations.



Page 146 of 185

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 148 of 186 U.S. Patent No. 10.474,595: Claim 10

"wherein the memory module is operable in at least a first mode in which the memory module is configurable to perform one or more memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, and a second mode in which the memory module is not accessed by the memory controller for memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences without communicating data signals via the first edge connections"

See JEDEC RCD01 Specification.

		Table 16 — T	erminal functions
Signal Group	Signal Name	Туре	Description
Input Control bus	DCKE0/1 DODT0/1	$\mathrm{CMOS}^1\mathrm{V}_\mathrm{REF}$ based	DRAM corresponding register function pins not associated with Chip Select.
	DCS0_nDCS1_n	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register Chip Select signals.
	DCS2_nDCS3_n	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register Chip Select signals. These pins initiate DRAM address/command decodes,.
	or		
	DC0DC1		Some of these have alternative functions:
			• DCS2_n <=> DC0
			• DCS3_n <=> DC1
	DC2	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register Chip ID 2 signal.
Input	DA0DA13, DA17	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register inputs.
Address and	DBA0DBA1,		
Command bus	DBG0DBG1		
	DA14DA16	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register inputs.
	or		In case of an ACT command some of these terminals have an alternative function:
	DWE n, DCAS n,		DRAM corresponding register command signals.
	DRAS n	1	• DA14 <=> DWE n
			• DA15 <=> DCAS n
			• DA16 <=> DRAS n
	DACT_n	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register DACT_n signal.

See JEDEC RCD01 Specification (annotations added).

Output	QACKE0/1, QAODT0/ CMOS <sup>2</sup>	Register output CKE and ODT signals.
Control bus	ι,	
	QBCKE0/1, QBODT0/1	
	QACS0_n.QACS1_n, CMOS <sup>2</sup>	Register output Chip Select signals.
	QBCS0_nQBCS1_n	
	QACS2_nQACS3_n, CMOS <sup>2</sup>	Register output Chip Select signals. These pins initiate DRAM addres
	QBCS2_nQBCS3_n	command decodes.
	or	
	QAC0QAC1,	Some of these have alternative functions:
	QBC0QBC1	<ul> <li>QxCS2_n &lt;-&gt; QxC0</li> </ul>
		<ul> <li>QxCS3_n &lt;=&gt; QxC1</li> </ul>
	QAC2, QBC2 CMOS <sup>2</sup>	Register output Chip ID2 signals.

# Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 149 of 186

"wherein the memory module is operable in at least a first mode in which the memory module is configurable to perform one or more memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, and a second mode in which the memory module is not accessed by the memory controller for memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences without communicating data signals via the first edge connections"


See JEDEC RCD01	Specification.
-----------------	----------------

Signal Group	Signal Name	Type	Description
Output	QAA0QAA13,	CMOS <sup>2</sup>	Outputs of the register, valid after the specified clock count and
Address and	QAA17,		immediately following a rising edge of the clock.
Command bus	QBA0QBA13,		
	QBA17.		
	QABA0QABA1,		
	QBBA0QBBA1,		
	QAG0QAG1,		
	QBG0QBG1		
	QAA14QAA16,	CMOS <sup>2</sup>	Outputs of the register, valid after the specified clock count and
	QBA14QBA16		immediately following a rising edge of the clock.
	Out.		In case of an ACT command some of these terminals have an alternative
	Or Or		function:
	QAWE_n, QACAS_n,		Register output command signals.
	QARAS_n,		• QxA14 <=> QxWE_n
	QBWE_n, QBCAS_n,		• QxA15 <=> QxCAS_n
	QBRAS_n		• QxA16 <-> QxRAS_n
	QAACT_n,	CMOS <sup>2</sup>	Outputs of the register, valid after the specified clock count and
	QBACT n		immediately following a rising edge of the clock.

 $See \ \ JEDEC \ RCD01 \ \ Specification.$ 


## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 150 of 186

"wherein the memory module is operable in at least a first mode in which the memory module is configurable to perform one or more memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, and a second mode in which the memory module is not accessed by the memory controller for memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences without communicating data signals via the first edge connections"



# Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 151 of 186

"wherein the memory module is operable in at least a first mode in which the memory module is configurable to perform one or more memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, and a second mode in which the memory module is not accessed by the memory controller for memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences without communicating data signals via the first edge connections"



SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 14.

The SDRAM components receive these signals as inputs from the RCD.

Symbol	Type	Function
CK_t, CK_c	Input	Clock: CK_t and CK_c are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK_t and negative edge of CK_c.
CKE, (CKE1)	Input	Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self-Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is synchronous for Self-Refresh exit. After VREFCA and Internal DQ Vre have become stable during the power on and initialization sequence, they must be maintained during all operations (including Self-Refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK_t,CK_c, ODT and CKE are disabled during power-down. Input buffers, excluding CKE, are disabled during Self-Refresh.
CS_n, (CS1_n)	Input	Chip Select: All commands are masked when CS_n is registered HiGH. CS_n provides for external Rank selection on systems with multiple Ranks. CS_n is considered part of the command code.
C0,C1,C2	Input	Chip ID: Chip ID is only used for 3DS for 2,4,8high stack via TSV to select each slice of stacked component. Chip ID is considered part of the command code.

JEDEC DDR4 SDRAM Specification.

See also SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 6.

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 152 of 186 U.S. Patent No. 10.474.595: Claim 10

"wherein the memory module is operable in at least a first mode in which the memory module is configurable to perform one or more memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, and a second mode in which the memory module is not accessed by the memory controller for memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences without communicating data signals via the first edge connections"

A15. WE_n/A14 Input with ACT_n Low, those are Addressing like A16,A15 and A14 but for non-activation command with ACT_n High, those are Command pins for Read, Write and other command defined in command truth table	-	RAS_n/A16. CAS_n/ A15. WE_n/A14	Input	command with ACT_n High, those are Command pins for Read, Write and other
---	---	------------------------------------	-------	---

JEDEC DDR4 SDRAM Specification.

See also SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 6.

BG0 - BG1	Input	Bank Group Inputs: BG0 - BG1 define to which bank group an Active, Read, Write or Precharge command is being applied. BG0 also determines which mode register is to be accessed during a MRS cycle. X4/8 have BG0 and BG1 but X16 has only BG0
BA0 - BA1	Input	Bank Address Inputs: BA0 - BA1 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines which mode register is to be accessed during a MRS cycle.
A0 - A17	Input	Address Inputs: Provide the row address for ACTIVATE Commands and the column address for Read/Write commands to select one location out of the memory array in the respective bank. (A10/AP, A12/BC_n, RAS_n/A16, CAS_n/A15 and WE_n/A14 have additional functions, see other rows. The address inputs also provide the op-code during Mode Register Set commands.A17 is only defined for the x4 configuration.

JEDEC DDR4 SDRAM Specification.

See also SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 6.

These signals are used during reads and writes that occur during operational mode, e.g., the first mode.

Read and write operation to the DDR4 SDRAM are burst oriented, start at a selected location, and continue for a burst length of eight or a 'chopped' burst of four in a programmed sequence. Operation begins with the registration of an ACTIVATE Command, which is then followed by a Read or Write command. The address bits registered coincident with the ACTIVATE Command are used to select the bank and row to be activated (BG0-BG1 in x4/8 and BG0 in x16 select the bankgroup; BA0-BA1 select the bank; A0-A17 select the row; refer to "DDR4 SDRAM Addressing" on Section 2.7 for specific requirements). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst operation, determine if the auto precharge command is to be issued (via A10), and select BC4 or BL8 mode 'on the fly' (via A12) if enabled in the mode register.

Prior to normal operation, the DDR4 SDRAM must be powered up and initialized in a predefined manner.

JEDEC DDR4 SDRAM Specification (annotations added). *See also* SKH DDR4 Device Operation at 7.

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 153 of 186

"wherein the memory module is operable in at least a first mode in which the memory module is configurable to perform one or more memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, and a second mode in which the memory module is not accessed by the memory controller for memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences without communicating data signals via the first edge connections"

#### 4.22 ACTIVATE Command

The ACTIVATE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BG0-BG1 in X4/8 and BG0 in X16 select the bankgroup; BA0-BA1 inputs selects the bank within the bankgroup, and the address provided on inputs A0-A17 selects the row. This row remains active (or open) for accesses until a precharge command is issued to that bank or a precharge all command is issued. A bank must be precharged before opening a different row in the same bank.

JEDEC DDR4 SDRAM Specification. *See also* SKH DDR4 Device Operation at 94.

Additionally, the RCD outputs chips select commands QACS0\_n, QACS1\_N, and/or QACS3\_n, and QBCS0\_n, QBCS1\_N, and/or QBCS3\_n, which activate the relevant SDRAM chip depending on the mode of operation.

#### 2.2 Features and Functions

The DDR4RCD01 has three basic modes of operation associated with the DA[1:0] bits in the DIMM Configuration Control Word (RC0D):

- In Direct DualCS mode (DA[1:0] = 00) the component has two chip select inputs, DCS0\_n and DCS1\_n, and two copies of each chip select output, QACS0\_n, QACS1\_n, QBCS0\_n and QBCS1\_n. The inputs pins DC[2:0] are forwarded to two sets of output pins, QAC[2:0] and QBC[2:0]. This is the normal operating mode ("QuadCS disabled" and "Encoded CS disabled").
- In Direct QuadCS mode (DA[1:0] = 01), the component has four chip select inputs, the two dedicated inputs DCS[1:0]\_n and the DC[0] input pin functioning as DCS2\_n and the DC[1] input pin functioning as DCS3\_n, and two copies of each chip select output, QACS[3:0]\_n and QBCS[3:0]\_n. The input pin DC[2] is forwarded to two output pins, QAC[2] and QBC[2]. The output pins QAC[1:0] and QBC[1:0] are used as QACS[3:2]\_n and QBCS[3:2]\_n. This is the "QuadCS enabled" mode.

In the two modes above the DDR4 register does not need to decode input signals to generate any chip select outputs.

In Encoded QuadCS mode (DA[1:0] = 11), two copies of four output chip selects, i.e., QACS[3:0]\_n and QBCS[3:0]\_n, are decoded out of two DCS[1:0]\_n inputs and the DC[0] input. The input pin DC[2] is forwarded to two output pins, QAC[2] and QBC[2]. The output pins QAC[1:0] and QBC[1:0] are used as QACS[3:2]\_n and QBCS[3:2]\_n. This is the "Encoded QuadCS" mode.

See JEDEC RCD01 Specification.

# Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 154 of 186

"wherein the memory module is operable in at least a first mode in which the memory module is configurable to perform one or more memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, and a second mode in which the memory module is not accessed by the memory controller for memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences without communicating data signals via the first edge connections"

In response to the address and command information received via the second edge connections, the SK hynix Products perform one or more memory read or write operations by communicating data signals via the first edge connections. For example the DQ and DQS signals (first edge connections) are used to communicate data signals between the memory module and host in response to read/write commands and addressing information received from the second edge connections:

	Table 3 — Pi	n Definition	
Pin Name	Description	Pin Name	Description
A0-A17 <sup>1</sup>	SDRAM address bus	SCL	I <sup>2</sup> C serial bus clock for SPD-TSE
BAO, BA1	SDRAM bank select	SDA	I <sup>2</sup> C serial bus data line for SPD-TSE
BG0, BG1	SDRAM bank group select	SA0-SA2	I <sup>2</sup> C slave address select for SPD-TSE
RAS_n <sup>2</sup>	SDRAM row address strobe	PAR	SDRAM parity input
CAS_n <sup>3</sup>	SDRAM column address strobe	VDD	SDRAM core power supply
WE_n <sup>4</sup>	SDRAM write enable		
CS0_n, CS1_n, CS2_n, CS3_n	DIMM Rank Select Lines	C0, C1, C2	Chip ID lines for 3DS SDRAMs
CKE0, CKE1	SDRAM clock enable lines	VREFCA	SDRAM command/address reference suppl
ODTO, ODT1	SDRAM on-die termination control lines	vss	Power supply return (ground)
ACT_n	SDRAM activate	VDDSPD	Serial SPD-TSE positive power supply
DQ0-DQ63	DIMM memory data bus	ALERT_n	SDRAM alert_n
CB0-CB7	DIMM ECC check bits	VPP	SDRAM Supply
TDQS9_t-TDQS17_t TDQS9_c-TDQS17_c	Dummy loads. Not used on LRDIMMs		
DQS0_t-DQS17_t	SDRAM data strobes (positive line of differential pair)	12 V	Optional power Supply on socket but not used on LRDIMM
DOS0 c=DOS17 c	SDRAM data strobes	RESET n	Set DRAMs to a Known State

Data Input/ Output: Bi-directional data bus. If CRC is enabled via Mode register, then CRC code is added at the end of Data Burst, Any DQ from DQ0-DQ3 may indicate the internal Vref level during test via Mode Register Setting MR4 A4=High. Refer to vendor-specific data sheets to determine which DQ is used.

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 155 of 186

"wherein the memory module is operable in at least a first mode in which the memory module is configurable to perform one or more memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, and a second mode in which the memory module is not accessed by the memory controller for memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences without communicating data signals via the first edge connections"

Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. The data strobe DQS\_t is paired with differential signals DQS\_c, respectively, to provide differential pair signaling to the system during reads and writes. DDR4 SDRAM supports differential data strobe only and does not support single-ended.

JEDEC LRDIMM Specification (annotations added). *See also* SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 5. 7.

JEDEC Standard No. 21C Page 4.20.27-17

## 6 DIMM Design Details


### 6.1 Signal Groups

This specification categorizes DDR4 SDRAM timing-critical signals into seven groups. Figure 3 summarizes the signals contained in each group. All signal groups, except Data, implement a fly-by topology. The signal groups are:

- 1. DQ and DQS signals connector to Data Buffer (DB)
- DQ and DQS signals DB to SDRAM

# Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 156 of 186

"wherein the memory module is operable in at least a first mode in which the memory module is configurable to perform one or more memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, and a second mode in which the memory module is not accessed by the memory controller for memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences without communicating data signals via the first edge connections"



JEDEC LRDIMM Specification (annotations added).

Read and write operation to the DDR4 SDRAM are burst oriented, start at a selected location, and continue for a burst length of eight or a 'chopped' burst of four in a programmed sequence. Operation begins with the registration of an ACTIVATE Command, which is then followed by a Read or Write command. The address bits registered coincident with the ACTIVATE Command are used to select the bank and row to be activated (BG0-BG1 in x4/8 and BG0 in x16 select the bankgroup; BA0-BA1 select the bank; A0-A17 select the row; refer to "DDR4 SDRAM Addressing" on Section 2.7 for specific requirements). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst operation, determine if the auto precharge command is to be issued (via A10), and select BC4 or BL8 mode 'on the fly' (via A12) if enabled in the mode register.

JEDEC DDR4 SDRAM Specification (annotations added). *See also* SKH DDR4 Device Operation at 7.

# Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 157 of 186

"wherein the memory module is operable in at least a first mode in which the memory module is configurable to perform one or more memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, and a second mode in which the memory module is not accessed by the memory controller for memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences without communicating data signals via the first edge connections"


Symbol	Туре	Function	
DQ	Input / Output	Data Input/ Output: Bi-directional data bus. If CRC is enabled via Mode register then CRC code is added at the end of Data Burst. Any DQ from DQ0~DQ3 may indicate the internal Vref level during test via Mode Register Setting MR4 A4=High. Refer to vendor specific data sheets to determine which DQ is used.	
DQS_t, DQS_c, DQSU_t, DQSU_c, DQSL_t, DQSL_c	Input / Output	Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. For the x16, DQSL corresponds to the data on DQL0-DQL7; DQSU corresponds to the data on DQU0-DQU7. The data strobe DQS_t, DQSL_t and DQSU_t are paired with differential signals DQS_c, DQSL_c, and DQSU_c, respectively to provide differential pair signaling to the system during reads and writes. DDR4 SDRAM supports differential data strobe only and does not support single-ended.	

JEDEC DDR4 SDRAM Specification (annotations added).

See also SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 7.


## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 158 of 186 U.S. Patent No. 10,474,595: Claim 10

"wherein the memory module is operable in at least a first mode in which the memory module is configurable to perform one or more memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, and a second mode in which the memory module is not accessed by the memory controller for memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences without communicating data signals via the first edge connections"



## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 159 of 186

"wherein the memory module is operable in at least a first mode in which the memory module is configurable to perform one or more memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, and a second mode in which the memory module is not accessed by the memory controller for memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences without communicating data signals via the first edge connections"



See, e.g., JEDEC DDR4 SDRAM Specification. See also JEDEC DDR4 SDRAM Specification.

See also SKH DDR4 Device Operation at 126, 94-144.

The SK hynix Products are further operable in a second mode (e.g., Clock-to-CA training mode) in which the memory module is not accessed by the memory controller for memory read or write operations, and wherein the memory module is configurable to perform operations related to one or more training sequences without communicating data signals via the first edge connections.

For example, while the SK hynix Product is in Clock-to-CA training mode (e.g., a second mode), the dynamic random access memory devices (DRAMs) of the memory module are isolated from normal use, and normal operational read/write commands are not decoded.

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 160 of 186 U.S. Patent No. 10.474,595: Claim 10

"wherein the memory module is operable in at least a first mode in which the memory module is configurable to perform one or more memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, and a second mode in which the memory module is not accessed by the memory controller for memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences without communicating data signals via the first edge connections"

The DRAM is protected by driving the RCD control outputs at inactive levels. The RCD may either force all outputs than can be chip selects (including QxC0/CS2\_n and QxC1/CS3\_n) HIGH and all QxCKE and QxODT outputs LOW OR hold the previous values on QxCA/QxCS/QxCKE/QxODT before entering any of the CA training modes. The data buffer is protected by driving the buffer control interface signals at inactive levels. The RCD may either drive BODT and BCKE outputs LOW and BCOM[3:0] to '1010' (NOP command) OR the RCD may hold the previous values on BODT/BCKE/BCOM before entering any of the CA training modes.

The RCD does not decode commands while any RC0C training mode is enabled. It is thus necessary for the register to correspondingly disable and ignore unused inputs in each training mode. The following two methods to change or exit CA training modes are supported:

- (a) Write access to RC0C through I2C Bus and
- (b) DRST n Reset event.

See JEDEC RCD01 Specification.

Further, while in the second mode, the SK hynix Products are configurable to perform operations related to one or more training sequences.

# Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 161 of 186

"wherein the memory module is operable in at least a first mode in which the memory module is configurable to perform one or more memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, and a second mode in which the memory module is not accessed by the memory controller for memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences without communicating data signals via the first edge connections"

### 2.12 CA Bus Training Modes

The DDR4RCD01 supports several training modes (selected in Table 35, "RC0C: Training Control Word") in order to assist the memory controller in aligning the incoming command/address and control signals optimally to the input clock signal CK\_t/CK\_t. These training modes are only available if a non-zero latency adder has been selected.

In Clock-to-CA training mode the DDR4RCD01 ORs all enabled Dn inputs every other cycle together and loops back the result to the ALERT\_n output pin. In this mode, the DPAR input is sampled at the same time as the other Dn inputs. The ALERT\_n latency relative to the DQn inputs is the same 3 cycles as in the normal parity mode. During any of the CA bus training modes, QCA/QxCKEn and QxODTn hold their previous values and parity checking is disabled.

The memory controller can use the Clock-to-CA training mode and feedback from the DDR4RCD01 to adjust the CK\_t-CK\_c to Dn relationship analogous to the write leveling sequence which adjusts the DQS-DQS\_n to CK\_t-CK\_c relationship. The memory controller writes consecutive sequences of all '1's and all '0's on the CA bus and pulls in the Dn timing until the DDR4RCD01 samples all Dn inputs as 0, which is indicated with the LOW assertion of ALERT\_n. This position indicates the start position of a cumulative CA bus "eye opening". The memory controller advances the clock position or pulls in the Dn timing until the DDR4RCD01 samples at least one input as '1', which is indicated by ALERT\_n remaining high three cycles after the last command. This position indicates the end position of a cumulative CA bus "eye opening". The memory controller can now position either the clock phase or the Dn input timing so that the clock edge is in the middle of this "eye opening" to achieve equal amounts of setup and hold time relative to the clock edge.


Figure 22 shows three sampling phase positions where the loopback ALERT\_n pin transmits either a consistent 0 output, a randomly toggling 1/0 output or a consistent 1 output, indicating sampling positions at the LOW time, the transition time or the HIGH time of the inputs, respectively.

The memory controller can use the DCS0\_n, DCS1\_n, DCKE0, DCKE1, DODT0 and DODT0 loop back modes in similar fashion. In each of these modes a single input signal is looped back to the ALERT\_n output and the memory controller can determine the optimal clock position for each of the control signals that are used for a particular DIMM. Once the optimal clock position for all CMD/ADDR and control inputs has been established, the memory controller can determine the best clock position for the whole set of input signals or potentially move the timing of individual control signals around to increase either setup or hold margins relative to the clock edge.

See JEDEC RCD01 Specification.

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 162 of 186

"wherein the memory module is operable in at least a first mode in which the memory module is configurable to perform one or more memory read or write operations by communicating data signals via the first edge connections in response to address and control signals received via the second edge connections, and a second mode in which the memory module is not accessed by the memory controller for memory read or write operations, and wherein the memory module in the second mode is configurable to perform operations related to one or more training sequences without communicating data signals via the first edge connections"



## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 163 of 186 U.S. Patent No. 10.474,595: Claim 10

"wherein the module controller in the first mode is configurable to receive via the second edge connections the address and control signals associated with the one or more memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller in the first mode is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred in the memory module while the memory module is in the first mode;"


wherein the module controller in the first mode is configurable to receive via the second edge connections the address and control signals associated with the one or more memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller in the first mode is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred in the memory module while the memory module is in the first mode;

The module controller of the SK hynix Products is, in the first mode, configurable to receive via the second edge connections the address and control signals associated with the one or more memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals. The module controller of the SK hynix Products is further configurable, in the first mode, to output via the open drain output and the error edge connection a signal indicating a parity error having occurred in the memory module.

While the SK hynix Products are in the first mode, the module controller of the SK hynix Products is configurable to receive via the second edge connections the address and control signals associated with the one or more normal memory read or write operations. For example, during the first mode (e.g., a normal mode of operation), the RCD receives address and control signals corresponding to read and write commands from the memory controller via the second edge connections.

# Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 164 of 186

"wherein the module controller in the first mode is configurable to receive via the second edge connections the address and control signals associated with the one or more memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller in the first mode is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred in the memory module while the memory module is in the first mode;"



## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 165 of 186 U.S. Patent No. 10.474.595: Claim 10

"wherein the module controller in the first mode is configurable to receive via the second edge connections the address and control signals associated with the one or more memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller in the first mode is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred in the memory module while the memory module is in the first mode;"

		Table 16 — T	erminal functions
Signal Group	Signal Name	Туре	Description
Input Control bus	DCKE0/1 DODT0/1	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register function pins not associated with Chip Select.
	DCS0_nDCS1_n	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register Chip Select signals.
	DCS2_nDCS3_n	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register Chip Select signals. These pins initiate DRAM address/command decodes,.
	or		
	DC0DC1		Some of these have alternative functions:
			• DCS2_n <=> DC0
			• DCS3_n <=> DC1
	DC2	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register Chip ID 2 signal.
Input	DA0DA13, DA17	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register inputs.
Address and	DBA0DBA1,		
Command bus	DBG0DBG1		
	DA14DA16	CMOS <sup>1</sup> V <sub>REF</sub> based	DRAM corresponding register inputs.
	or		In case of an ACT command some of these terminals have an alternative
	DWE - DOAG -		function:
	DWE_n, DCAS_n,	1	DRAM corresponding register command signals.
	DRAS_n		• DA14 <=> DWE_n
			• DA15 <=> DCAS_n
	DACT n	CMOS <sup>1</sup> V <sub>REF</sub> based	DA16 <=> DRAS_n DRAM corresponding register DACT_n signal.

See JEDEC RCD01 Specification (annotations added).

Output	QACKE0/1, QAODT0/	CMOS <sup>2</sup>	Register output CKE and ODT signals.
Control bus	l,		
	QBCKE0/1, QBODT0/	1	
	QACS0_nQACS1_n,	CMOS <sup>2</sup>	Register output Chip Select signals.
	QBCS0_nQBCS1_n		
	QACS2_nQACS3_n,	CMOS <sup>2</sup>	Register output Chip Select signals. These pins initiate DRAM address.
	QBCS2_nQBCS3_n		command decodes.
	or		
	QAC0QAC		Some of these have alternative functions:
	QBC0.QBC		<ul> <li>OxCS2 n &lt;-&gt; OxC0</li> </ul>
	1		<ul> <li>QxCS3_n &lt;=&gt; QxC1</li> </ul>
	QAC2, QBC2	CMOS <sup>2</sup>	Register output Chip ID2 signals.

See JEDEC RCD01 Specification.

# Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 166 of 186 U.S. Patent No. 10,474,595: Claim 10


"wherein the module controller in the first mode is configurable to receive via the second edge connections the address and control signals associated with the one or more memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller in the first mode is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred in the memory module while the memory module is in the first mode;"

Signal Group	Signal Name	Type	Description
Output	QAA0QAA13,	CMOS <sup>2</sup>	Outputs of the register, valid after the specified clock count and
Address and	QAA17,		immediately following a rising edge of the clock.
Command bus	QBA0QBA13,		
	QBA17.		
	QABA0QABA1,	l	
	QBBA0QBBA1,		
	QAG0QAG1,		
	QBG0QBG1		
	QAA14QAA16,	CMOS <sup>2</sup>	Outputs of the register, valid after the specified clock count and
	QBA14QBA16		immediately following a rising edge of the clock.
			In case of an ACT command some of these terminals have an alternative
	or		function:
	QAWE_n, QACAS_n,		Register output command signals.
	QARAS_n,		<ul> <li>QxA14 &lt;=&gt; QxWE_n</li> </ul>
	QBWE_n, QBCAS_n,		<ul> <li>QxA15 &lt;=&gt; QxCAS_n</li> </ul>
	QBRAS_n		<ul> <li>QxA16 &lt;=&gt; QxRAS_n</li> </ul>
	QAACT_n,	CMOS <sup>2</sup>	Outputs of the register, valid after the specified clock count and
	QBACT_n		immediately following a rising edge of the clock.
<del></del>	7,00	17.	the state of the s

See JEDEC RCD01 Specification.


## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 167 of 186

"wherein the module controller in the first mode is configurable to receive via the second edge connections the address and control signals associated with the one or more memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller in the first mode is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred in the memory module while the memory module is in the first mode;"



## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 168 of 186 U.S. Patent No. 10,474,595: Claim 10

"wherein the module controller in the first mode is configurable to receive via the second edge connections the address and control signals associated with the one or more memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller in the first mode is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred in the memory module while the memory module is in the first mode;"



SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 14.

Further, in the first mode, the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals. For example, the RCD outputs the address and control signals to the SDRAM devices, which cause the SDRAM devices to execute read and write operations. The SDRAM components receive these signals as inputs from the RCD.

Symbol	Type	Function
CK_t, CK_c	Input	Clock: CK_t and CK_c are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK_t and negative edge of CK_c.
CKE, (CKE1)	Input	Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self-Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is synchronous for Self-Refresh exit. After VREFCA and Internal DQ Vre have become stable during the power on and initialization sequence, they must be maintained during all operations (including Self-Refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK_t,CK_c, ODT and CKE are disabled during power-down. Input buffers, excluding CKE, are disabled during Self-Refresh.
CS_n, (CS1_n)	Input	Chip Select: All commands are masked when CS_n is registered HiGH. CS_n provides for external Rank selection on systems with multiple Ranks. CS_n is considered part of the command code.
C0,C1,C2	Input	Chip ID: Chip ID is only used for 3DS for 2,4,8high stack via TSV to select each slice of stacked component. Chip ID is considered part of the command code.

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 169 of 186

"wherein the module controller in the first mode is configurable to receive via the second edge connections the address and control signals associated with the one or more memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller in the first mode is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred in the memory module while the memory module is in the first mode;"

JEDEC DDR4 SDRAM Specification.

See also SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 6.

RAS_n/A16. CAS_n/ A15. WE_n/A14	Input	Command Inputs: RAS_n/A16, CAS_n/A15 and WE_n/A14 (along with CS_n) define the command being entered. Those pins have multi function. For example, for activation with ACT_n Low, those are Addressing like A16,A15 and A14 but for non-activation command with ACT_n High, those are Command pins for Read, Write and other command defined in command truth table
------------------------------------	-------	---

JEDEC DDR4 SDRAM Specification 7.

See also SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 6.

BG0 - BG1	Input	Bank Group Inputs: BG0 - BG1 define to which bank group an Active, Read, Write or Precharge command is being applied. BG0 also determines which mode register is to be accessed during a MRS cycle. X4/8 have BG0 and BG1 but X16 has only BG0
BAO - BA1	Input	Bank Address Inputs: BA0 - BA1 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines which mode register is to be accessed during a MRS cycle.
A0 - A17	Input	Address Inputs: Provide the row address for ACTIVATE Commands and the column address for Read/Write commands to select one location out of the memory array in the respective bank. (A10/AP, A12/BC_n, RAS_n/A16, CAS_n/A15 and WE_n/A14 have additional functions, see other rows. The address inputs also provide the op-code during Mode Register Set commands. A17 is only defined for the x4 configuration.

JEDEC DDR4 SDRAM Specification.

See also SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 6.

These signals are used during reads and writes that occur during the normal operational mode, e.g., the first mode.

Read and write operation to the DDR4 SDRAM are burst oriented, start at a selected location, and continue for a burst length of eight or a 'chopped' burst of four in a programmed sequence. Operation begins with the registration of an ACTIVATE Command, which is then followed by a Read or Write command. The address bits registered coincident with the ACTIVATE Command are used to select the bank and row to be activated (BG0-BG1 in x4/8 and BG0 in x16 select the bankgroup; BA0-BA1 select the bank; A0-A17 select the row; refer to "DDR4 SDRAM Addressing" on Section 2.7 for specific requirements). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst operation, determine if the auto precharge command is to be issued (via A10), and select BC4 or BL8 mode 'on the fly' (via A12) if enabled in the mode register.

Prior to normal operation, the DDR4 SDRAM must be powered up and initialized in a predefined manner.

JEDEC DDR4 SDRAM Specification (annotations added).

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 170 of 186 U.S. Patent No. 10,474,595: Claim 10

"wherein the module controller in the first mode is configurable to receive via the second edge connections the address and control signals associated with the one or more memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller in the first mode is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred in the memory module while the memory module is in the first mode;"

See also SKH DDR4 Device Operation at 7.

#### 4.22 ACTIVATE Command

The ACTIVATE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BG0-BG1 in X4/8 and BG0 in X16 select the bankgroup; BA0-BA1 inputs selects the bank within the bankgroup, and the address provided on inputs A0-A17 selects the row. This row remains active (or open) for accesses until a precharge command is issued to that bank or a precharge all command is issued. A bank must be precharged before opening a different row in the same bank.

JEDEC DDR4 SDRAM Specification. *See also* SKH DDR4 Device Operation at 94.

Additionally, the RCD outputs chips select commands QACS0\_n, QACS1\_N, and/or QACS3\_n, and QBCS0\_n, QBCS1\_N, and/or QBCS3\_n, which activate the relevant SDRAM chip depending on the mode of operation.

#### 2.2 Features and Functions

The DDR4RCD01 has three basic modes of operation associated with the DA[1:0] bits in the DIMM Configuration Control Word (RC0D):

- In Direct DualCS mode (DA[1:0] = 00) the component has two chip select inputs, DCS0\_n and DCS1\_n, and two copies of each chip select output, QACS0\_n, QACS1\_n, QBCS0\_n and QBCS1\_n. The inputs pins DC[2:0] are forwarded to two sets of output pins, QAC[2:0] and QBC[2:0]. This is the normal operating mode ("QuadCS disabled" and "Encoded CS disabled").
- In Direct QuadCS mode (DA[1:0] = 01), the component has four chip select inputs, the two dedicated inputs DCS[1:0]\_n and the DC[0] input pin functioning as DCS2\_n and the DC[1] input pin functioning as DCS3\_n, and two copies of each chip select output, QACS[3:0]\_n and QBCS[3:0]\_n. The input pin DC[2] is forwarded to two output pins, QAC[2] and QBC[2]. The output pins QAC[1:0] and QBC[1:0] are used as QACS[3:2]\_n and QBCS[3:2]\_n. This is the "QuadCS enabled" mode.

In the two modes above the DDR4 register does not need to decode input signals to generate any chip select outputs.

In Encoded QuadCS mode (DA[1:0] = 11), two copies of four output chip selects, i.e., QACS[3:0]\_n and QBCS[3:0]\_n, are decoded out of two DCS[1:0]\_n inputs and the DC[0] input. The input pin DC[2] is forwarded to two output pins, QAC[2] and QBC[2]. The output pins QAC[1:0] and QBC[1:0] are used as QACS[3:2]\_n and QBCS[3:2]\_n. This is the "Encoded QuadCS" mode.

See JEDEC RCD01 Specification.

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 171 of 186 U.S. Patent No. 10.474.595: Claim 10

"wherein the module controller in the first mode is configurable to receive via the second edge connections the address and control signals associated with the one or more memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller in the first mode is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred in the memory module while the memory module is in the first mode;"

In accordance with those address and control signals, the SDRAM communicate data signals with the memory controller via the first edge connections. For example the DQ and DQS signals (first edge connections) are used to communicate data signals between the memory module and host in response to read/write commands and addressing information received from the second edge connections:

	Table 3 — Pi	n Definition	
Pin Name	Description	Pin Name	Description
A0-A17 <sup>1</sup>	SDRAM address bus	SCL	I <sup>2</sup> C serial bus clock for SPD-TSE
BA0, BA1	SDRAM bank select	SDA	I <sup>2</sup> C serial bus data line for SPD-TSE
BG0, BG1	SDRAM bank group select	SA0-SA2	I <sup>2</sup> C slave address select for SPD-TSE
RAS_n <sup>2</sup>	SDRAM row address strobe	PAR	SDRAM parity input
CAS_n <sup>3</sup>	SDRAM column address strobe	VDD	SDRAM core power supply
WE_n <sup>4</sup>	SDRAM write enable		
CS0_n, CS1_n, CS2_n, CS3_n	DIMM Rank Select Lines	C0, C1, C2	Chip ID lines for 3DS SDRAMs
CKE0, CKE1	SDRAM clock enable lines	VREFCA	SDRAM command/address reference supply
ODT0, ODT1	SDRAM on-die termination control lines	vss	Power supply return (ground)
ACT_n	SDRAM activate	VDDSPD	Serial SPD-TSE positive power supply
DQ0-DQ63	DIMM memory data bus	ALERT_n	SDRAM alert_n
CB0-CB7	DIMM ECC check bits	VPP	SDRAM Supply
TDQS9_t-TDQS17_t TDQS9_c-TDQS17_c	Dummy loads. Not used on LRDIMMs		
DQS0_t-DQS17_t	SDRAM data strobes (positive line of differential pair)	12 V	Optional power Supply on socket but not used on LRDIMM
DOS0 c=DOS17 c	SDRAM data strobes	RESET n	Set DRAMs to a Known State

DQ Input Outpu
-------------------

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 172 of 186

"wherein the module controller in the first mode is configurable to receive via the second edge connections the address and control signals associated with the one or more memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller in the first mode is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred in the memory module while the memory module is in the first mode;"

Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. The data strobe DQS\_t is paired with differential signals DQS\_c, respectively, to provide differential pair signaling to the system during reads and writes. DDR4 SDRAM supports differential data strobe only and does not support single-ended.

JEDEC LRDIMM Specification (annotations added). *See also* SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 5. 7.

JEDEC Standard No. 21C Page 4.20.27-17

### 6 DIMM Design Details


### 6.1 Signal Groups

This specification categorizes DDR4 SDRAM timing-critical signals into seven groups. Figure 3 summarizes the signals contained in each group. All signal groups, except Data, implement a fly-by topology. The signal groups are:

- 1. DQ and DQS signals connector to Data Buffer (DB)
- DQ and DQS signals DB to SDRAM

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 173 of 186 U.S. Patent No. 10.474.595: Claim 10

"wherein the module controller in the first mode is configurable to receive via the second edge connections the address and control signals associated with the one or more memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller in the first mode is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred in the memory module while the memory module is in the first mode;"



JEDEC LRDIMM Specification (annotations added).

Read and write operation to the DDR4 SDRAM are burst oriented, start at a selected location, and continue for a burst length of eight or a 'chopped' burst of four in a programmed sequence. Operation begins with the registration of an ACTIVATE Command, which is then followed by a Read or Write command. The address bits registered coincident with the ACTIVATE Command are used to select the bank and row to be activated (BG0-BG1 in x4/8 and BG0 in x16 select the bankgroup; BA0-BA1 select the bank; A0-A17 select the row; refer to "DDR4 SDRAM Addressing" on Section 2.7 for specific requirements). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst operation, determine if the auto precharge command is to be issued (via A10), and select BC4 or BL8 mode 'on the fly' (via A12) if enabled in the mode register.

JEDEC DDR4 SDRAM Specification (annotations added). *See also* SKH DDR4 Device Operation at 7.

# Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 174 of 186 U.S. Patent No. 10,474,595: Claim 10

"wherein the module controller in the first mode is configurable to receive via the second edge connections the address and control signals associated with the one or more memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller in the first mode is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred in the memory module while the memory module is in the first mode;"


Symbol	Туре	Function		
DQ	Input / Output	Data Input/ Output: Bi-directional data bus. If CRC is enabled via Mode register then CRC code is added at the end of Data Burst. Any DQ from DQ0~DQ3 may indicate the internal Vref level during test via Mode Register Setting MR4A4=High. Refer to vendor specific data sheets to determine which DQ is used.		
DQS_t, DQS_c, DQSU_t, DQSU_c, DQSL_t, DQSL_c	Input / Output	Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. For the x16, DQSL corresponds to the data on DQL0-DQL7; DQSU corresponds to the data on DQU0-DQU7. The data strobe DQS_t, DQSL_t and DQSU_t are paired with differential signals DQS_c, DQSL_c, and DQSU_c, respectively, to provide differential pair signaling to the system during reads and writes. DDR4 SDRAM supports differential data strobe only and does not support single-ended.		

JEDEC DDR4 SDRAM Specification (annotations added).

See also SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 7.

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 175 of 186 U.S. Patent No. 10.474,595: Claim 10


"wherein the module controller in the first mode is configurable to receive via the second edge connections the address and control signals associated with the one or more memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller in the first mode is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred in the memory module while the memory module is in the first mode;"



See, e.g., JEDEC DDR4 SDRAM Specification. See also SKH DDR4 Device Operation at 97.

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 176 of 186

"wherein the module controller in the first mode is configurable to receive via the second edge connections the address and control signals associated with the one or more memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller in the first mode is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred in the memory module while the memory module is in the first mode;"



See, e.g., JEDEC DDR4 SDRAM Specification. See also JEDEC DDR4 SDRAM Specification.

See also SKH DDR4 Device Operation at 126, 94-144.

The module controller is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred while the SK hynix Products are in the first mode. For example, the ALERT\_n pin of the SK hynix Products is used to indicate a parity error while the memory module operates in the first mode (e.g., a normal mode of operation).

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 177 of 186 U.S. Patent No. 10.474.595: Claim 10

"wherein the module controller in the first mode is configurable to receive via the second edge connections the address and control signals associated with the one or more memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller in the first mode is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred in the memory module while the memory module is in the first mode;"

3 Connec	Connector Pinout and Signal Description						
	Table 3 — Pin	Definition					
Pin Name	Description	Pin Name	Description				
A0-A17 <sup>1</sup>	SDRAM address bus	SCL	I <sup>2</sup> C serial bus clock for SPD-TSE				
BA0, BA1	SDRAM bank select	SDA	I <sup>2</sup> C serial bus data line for SPD-TSE				
BG0, BG1	SDRAM bank group select	SA0-SA2	I <sup>2</sup> C slave address select for SPD-TSE				
RAS_n <sup>2</sup>	SDRAM row address strobe	PAR	SDRAM parity input				
CAS_n <sup>3</sup>	SDRAM column address strobe	VDD	SDRAM core power supply				
WE_n <sup>4</sup>	SDRAM write enable						
CS0_n, CS1_n, CS2_n, CS3_n	DIMM Rank Select Lines	C0, C1, C2	Chip ID lines for 3DS SDRAMs				
CKE0, CKE1	SDRAM clock enable lines	VREFCA	SDRAM command/address reference supply				
ODT0, ODT1	SDRAM on-die termination control lines	VSS	Power supply return (ground)				
ACT_n	SDRAM activate	VDDSPD	Serial SPD-TSE positive power supply				
DQ0-DQ63	DIMM memory data bus	ALERT_n	SDRAM alert_n				
CB0_CB7	DIMM ECC check hits	VPP	SDRAM Supply				

JEDEC LRDIMM Specification (annotations added).

	200000000000000	Alert: It has multi functions such as CRC error flag. Command and Address Parity error flag as Out signal. If there is an error in the CRC, then ALERT_n goes LOW for the period time interval and go
ALERT_n	3.5000000000000000000000000000000000000	back HIGH. If there is an error in the Command Address Parity Check, then ALERT_n goes LOW a relatively long period until the ongoing DRAM internal recovery transaction is complete. During Connectivity Test mode, this pin functions as an input. Whether ALERT_n is used or not is system dependent.

JEDEC LRDIMM Specification (annotations added).

See also SKH HMA42GL7AFR4N / HMA84GL7AMR4N Datasheet at 5, 7.

During the first mode (e.g., a normal mode of operation), the RCD uses the ALERT\_n signal to indicate a parity error having occurred.

# Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 178 of 186

"wherein the module controller in the first mode is configurable to receive via the second edge connections the address and control signals associated with the one or more memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller in the first mode is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred in the memory module while the memory module is in the first mode;"

After the DDR4RCD01 receives DPAR from the memory controller, it compares it with the data received on the CA inputs and indicates on its open-drain ALERT\_n pin (active LOW) whether a parity error has occurred. The computation only takes place for data which is qualified by at least one of the DCS[n:0]\_n signals being LOW.

The convention of parity is even parity, i.e., valid parity is defined as an even number of ones across the inputs used for parity computation combined with the parity signal. In other words the parity is chosen so that the total number of 1's in the transmitted signal, including the parity bit is even. The DIMM-dependent control signals (DCKE0, DCKE1, DCS0\_n .. DCS3\_n, DODT0 and DODT1) are not included in the parity check computations.

Even after a CA parity error has been registered, the device will still forward DCKEn and DODTn to the DRAMs, and the device will enter CKE power down mode depending on the DCKEn transitions.

If a parity error occurs and parity checking is enabled in RC0E, the DDR4 register sets the 'CA Parity Error Status' bit in RCFx to '1' and disables parity checking. ALERT\_n is asserted three input clocks after the erroneous command is registered. If the 'CA Parity Error Status' bit is '0', the DDR4 register logs the error by storing the erroneous command and address bits in the Error Log Register. ALERT\_n stays asserted LOW until a 'Clear CA Parity Error Status' command is sent if the 'ALERT\_n Assertion' bit in the Parity Control Word (RC0E) is '0'. In this case the erroneous command and all subsequent commands

See, e.g., JEDEC RCD01 Specification (annotations added).

# Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 179 of 186

"wherein the module controller in the first mode is configurable to receive via the second edge connections the address and control signals associated with the one or more memory read or write operations, wherein the dynamic random access memory elements are configurable to communicate data signals with the memory controller via the first edge connections in accordance with the address and control signals, and wherein the module controller in the first mode is further configurable to output via the open drain output and the error edge connection a signal indicating a parity error having occurred in the memory module while the memory module is in the first mode;"

#### 2.18 Control Words

The device features a set of control words, which allow the optimization of the device properties for different raw card designs. DDR4RCD01 control word (RCW) writes appear like DRAM MRS commands to MR7 which are ignored by the DDR4 DRAM. Each RCW write generates an MRS command to the rank 0 DRAMs behind the register, unless there is a parity error when parity checking is enabled, in which case both the RCW write as well as the MRS command to the DRAM are blocked. The different control words and settings are described below. Any change to these control words require some time for the device to settle. For changes to the control word setting, except for RC02 (DA3) and RC0A/RC3x, the controller needs to wait t<sub>MRD</sub> after the last control word access, before further access to the DRAM can take place. For any changes to the clock timing (RC02: bit DA3, and RC0A/RC3x) this settling may take up to tSTAB time. All chip select inputs, DCS[n:0] n, must be kept HIGH during that time.

The DDR4RCD01 allocates decoding for up to 16 4-bit words of control bits (RC00 through RC0F) and up to 15 8-bit words of control bits. Selection of each word of 4-bit control bits is presented on inputs DA4 through DA12. Data to be written into the 4-bit configuration registers need to be presented on DA0.. DA3. Selection of each word of 8-bit control bits is presented on inputs DA8 through DA12. Data to be written into the 8-bit configuration registers need to be presented on DA0.. DA7. Bits DA[16:14] must be LOW and at least one DCKEn input must be HIGH for a valid access. If register CKE power down feature is disabled, DCKEn inputs are don't care (either HIGH or LOW), and are forwarded to the QxCKEn outputs. The DODT[1:0] inputs are also don't care (can be either HIGH or LOW), and are forwarded to the QxODT[1:0] outputs. Address and command parity is checked during control word write operations unless parity is disabled in the Parity Control Word. ALERT\_n is asserted and the command is ignored if a parity error is detected.

See JEDEC RCD01 Specification (annotations added).

## Case 6:20-cv-00194-ADA Document 1-10, Filed 03/17/20 Page 180 of 186 U.S. Patent No. 10.474.595: Claim 10

"wherein the module controller in the second mode is further configurable to output to the memory controller open-drain signals related to the one or more training sequences via the open drain output and the error edge connection while the memory module is in the second mode."

wherein the module
controller in the second
mode is further configurable
to output to the memory
controller open-drain signals
related to the one or more
training sequences via the
open drain output and the
error edge connection while
the memory module is in the
second mode.

The module controller of the SK hynix Products is, in the second mode, further configurable to output to the memory controller open-drain signals related to the one or more training sequences via the open drain output and the error edge connection while the memory module is in the second mode.

For example, the SK hynix products are configured to drive the Alert\_n signal to the error edge connection via the open drain output while the memory module is in Clock-to-CA training mode, e.g., the second mode.

# Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 181 of 186

"wherein the module controller in the second mode is further configurable to output to the memory controller open-drain signals related to the one or more training sequences via the open drain output and the error edge connection while the memory module is in the second mode."

### 2.12 CA Bus Training Modes

The DDR4RCD01 supports several training modes (selected in Table 35, "RC0C: Training Control Word") in order to assist the memory controller in aligning the incoming command/address and control signals optimally to the input clock signal CK\_t/CK\_t. These training modes are only available if a non-zero latency adder has been selected.

In Clock-to-CA training mode the DDR4RCD01 ORs all enabled Dn inputs every other cycle together and loops back the result to the ALERT\_n output pin. In this mode, the DPAR input is sampled at the same time as the other Dn inputs. The ALERT\_n latency relative to the DQn inputs is the same 3 cycles as in the normal parity mode. During any of the CA bus training modes, QCA/QxCKEn and QxODTn hold their previous values and parity checking is disabled.

The memory controller can use the Clock-to-CA training mode and feedback from the DDR4RCD01 to adjust the CK\_t-CK\_c to Dn relationship analogous to the write leveling sequence which adjusts the DQS-DQS\_n to CK\_t-CK\_c relationship. The memory controller writes consecutive sequences of all '1's and all '0's on the CA bus and pulls in the Dn timing until the DDR4RCD01 samples all Dn inputs as 0, which is indicated with the LOW assertion of ALERT\_n. This position indicates the start position of a cumulative CA bus "eye opening". The memory controller advances the clock position or pulls in the Dn timing until the DDR4RCD01 samples at least one input as '1', which is indicated by ALERT\_n remaining high three cycles after the last command. This position indicates the end position of a cumulative CA bus "eye opening". The memory controller can now position either the clock phase or the Dn input timing so that the clock edge is in the middle of this "eye opening" to achieve equal amounts of setup and hold time relative to the clock edge.


Figure 22 shows three sampling phase positions where the loopback ALERT\_n pin transmits either a consistent 0 output, a randomly toggling 1/0 output or a consistent 1 output, indicating sampling positions at the LOW time, the transition time or the HIGH time of the inputs, respectively.

The memory controller can use the DCS0\_n, DCS1\_n, DCKE0, DCKE1, DODT0 and DODT0 loop back modes in similar fashion. In each of these modes a single input signal is looped back to the ALERT\_n output and the memory controller can determine the optimal clock position for each of the control signals that are used for a particular DIMM. Once the optimal clock position for all CMD/ADDR and control inputs has been established, the memory controller can determine the best clock position for the whole set of input signals or potentially move the timing of individual control signals around to increase either setup or hold margins relative to the clock edge.

See JEDEC RCD01 Specification (annotations added).

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 182 of 186 U.S. Patent No. 10.474,595: Claim 10

"wherein the module controller in the second mode is further configurable to output to the memory controller open-drain signals related to the one or more training sequences via the open drain output and the error edge connection while the memory module is in the second mode."



# Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 183 of 186 U.S. Patent No. 10,474,595: Claim 10


"wherein the module controller in the second mode is further configurable to output to the memory controller open-drain signals related to the one or more training sequences via the open drain output and the error edge connection while the memory module is in the second mode."

Signal Group	Signal Name	Type	Description
Output Address and Command bus	QAA0QAA13, QAA17, QBA0QBA13, QBA17, QABA0QABA1, QBBA0QBBA1, QAG0QAG1,	CMOS <sup>2</sup>	Outputs of the register, valid after the specified clock count and immediately following a rising edge of the clock.
	QBG0QBG1 QAA14QAA16, QBA14QBA16  or  QAWE_n, QACAS_n, QARAS_n, QBWE_n, QBCAS_n, QBRAS_n		Outputs of the register, valid after the specified clock count and immediately following a rising edge of the clock.  In case of an ACT command some of these terminals have an alternative function:  Register output command signals.  • QxA14 <=> QxWE_n  • QxA15 <=> QxCAS_n  • QxA16 <=> QxRAS_n  Outputs of the register, valid after the specified clock count and
	QBACT_n		immediately following a rising edge of the clock.
Vref output	QVrefCA	$ m V_{DD}/2$	Output reference voltage for DRAM receivers
Clock outputs	Y0_tY3_t, Y0_cY3_c	CMOS <sup>2</sup> differential	Redriven clock
Reset output	QRST_n	CMOS <sup>2</sup>	Redriven reset. This is an asynchronous output. It is the responsibility of the DDR4RCD01_QRST_n to reset the DDR4 SDRAM on all DIMM topologies.
Parity outputs	QAPAR QBPAR	CMOS <sup>2</sup>	Redriven parity <sup>3</sup>
Error out	(ALERT_n)	Open drain	When LOW, this output indicates that a parity error was identified associated with the address and/or command inputs when parity checkin is enabled or that the ERROR_IN_n input was asserted, regardless of whether parity checking is enabled or not.

See JEDEC RCD01 Specification (annotation added).

## Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 184 of 186 U.S. Patent No. 10.474,595: Claim 10

"wherein the module controller in the second mode is further configurable to output to the memory controller open-drain signals related to the one or more training sequences via the open drain output and the error edge connection while the memory module is in the second mode."



JEDEC LRDIMM Specification (annotations added).

The Alert\_n signals relate to the one or more training sequences. For example, while in Clock-to-CA training mode, the IDT 4RCD0124KC0 RCD ORs all enabled Dn inputs from the memory controller and then outputs the result of that OR operation to the memory controller via the Alert\_n pin. The module controller of the SK hynix Products drives the open drain output and the error edge connection to one of two states.

# Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 185 of 186

"wherein the module controller in the second mode is further configurable to output to the memory controller open-drain signals related to the one or more training sequences via the open drain output and the error edge connection while the memory module is in the second mode."

### 2.12 CA Bus Training Modes

The DDR4RCD01 supports several training modes (selected in Table 35, "RC0C: Training Control Word") in order to assist the memory controller in aligning the incoming command/address and control signals optimally to the input clock signal CK\_t/CK\_t. These training modes are only available if a non-zero latency adder has been selected.

In Clock-to-CA training mode the DDR4RCD01 ORs all enabled Dn inputs every other cycle together and loops back the result to the ALERT\_n output pin. In this mode, the DPAR input is sampled at the same time as the other Dn inputs. The ALERT\_n latency relative to the DQn inputs is the same 3 cycles as in the normal parity mode. During any of the CA bus training modes, QCA/QxCKEn and QxODTn hold their previous values and parity checking is disabled.

The memory controller can use the Clock-to-CA training mode and feedback from the DDR4RCD01 to adjust the CK\_t-CK\_c to Dn relationship analogous to the write leveling sequence which adjusts the DQS-DQS\_n to CK\_t-CK\_c relationship. The memory controller writes consecutive sequences of all '1's and all '0's on the CA bus and pulls in the Dn timing until the DDR4RCD01 samples all Dn inputs as 0, which is indicated with the LOW assertion of ALERT\_n. This position indicates the start position of a cumulative CA bus "eye opening". The memory controller advances the clock position or pulls in the Dn timing until the DDR4RCD01 samples at least one input as '1', which is indicated by ALERT\_n remaining high three cycles after the last command. This position indicates the end position of a cumulative CA bus "eye opening". The memory controller can now position either the clock phase or the Dn input timing so that the clock edge is in the middle of this "eye opening" to achieve equal amounts of setup and hold time relative to the clock edge.

Figure 22 shows three sampling phase positions where the loopback ALERT\_n pin transmits either a consistent 0 output, a randomly toggling 1/0 output or a consistent 1 output, indicating sampling positions at the LOW time, the transition time or the HIGH time of the inputs, respectively.

The memory controller can use the DCS0\_n, DCS1\_n, DCKE0, DCKE1, DODT0 and DODT0 loop back modes in similar fashion. In each of these modes a single input signal is looped back to the ALERT\_n output and the memory controller can determine the optimal clock position for each of the control signals that are used for a particular DIMM. Once the optimal clock position for all CMD/ADDR and control inputs has been established, the memory controller can determine the best clock position for the whole set of input signals or potentially move the timing of individual control signals around to increase either setup or hold margins relative to the clock edge.

See JEDEC RCD01 Specification (annotations added).

# Case 6:20-cv-00194-ADA Document 1-10 Filed 03/17/20 Page 186 of 186 U.S. Patent No. 10,474,595: Claim 10

"wherein the module controller in the second mode is further configurable to output to the memory controller open-drain signals related to the one or more training sequences via the open drain output and the error edge connection while the memory module is in the second mode."

